RTL Logic

[Tom Jennings]

On Fri, 7 Jan 2005, Steve Thatcher wrote:

> dirt has been known to be found in most places in the world...
>
> doing a wired-or and wired-and depends on reading IC specifications for specific chips. It is what design engineers do...

Sorry for being so obtuse! Phrase meant: "wire OR/etc was very
common in RTL".

I tried wired-OR once in TTL, didn't like the results :-)


>
> -----Original Message-----
> From: Tom Jennings <tomj at wps.com>
>
> It varies from chip to chip and family to family. Wire OR/etc was
> common as dirt.
>