KXJ11-CA User's Guide

Preliminary version 1.3

Copyright (C) 1986 by Digital Equipment Corporation

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may occur in this document.

CONTENTS

CHAPTER	1	OVERVIEW
	1.1 1.2 1.3 1.4 1.4.1 1.4.2 1.4.2.1 1.5 1.6 1.7	KXJ11-CA OPERATING MODES Standalone Mode IOP Mode KXJ11-CA From Point Of View Of Arbiter SOFTWARE ENVIRONMENT KXJ11-CA SPECIFICATIONS TERMINOLOGY USED IN THIS DOCUMENT
CHAPTER	2	INSTALLATION
	2.2.7 2.2.8 2.2.9 2.2.10 2.2.11 2.2.12 2.2.13 2.2.15 2.3 2.4.1 2.5.1 2.5.1 2.5.2 2.5.3 2.6	SELECTING OPERATING FEATURES Boot/Selftest Switch Q-Bus Size Q-Bus Base Address Selection DMA Requests BREAK Enable HALT Option Selection Power-Up Option Selection PROM Addressing SLU1 Baud Rate SLU1 Transmitter SLU1 Transmitter SLU2 Channel A Receiver SLU2 Channel B Transmitter SLU2 Channel B Receiver SLU2 Channel B Receiver Real-Time Clock Interrupt POWER SUPPLY CONSIDERATIONS INSTALLING THE KXJ11-CA INTO A BACKPLANE Edge Connector Pin Assignments
CHAPTER	3.1	ARCHITECTURE INTRODUCTION
	3.2.1	J-11 Microprocessor

3.2.3	Two Port Register (TPR) File	. 3-3
3.2.3.1	TPRO As A Control Register	. 3-3
3.2.3.1.	1 TPRO As A Control Register	. 3-4
3.2.3.1.	2 TPRO As A Test Register	. 3-6
3.2.3.1.	2 TPRO As A Test Register	3-10
3.2.3.2	TPR1	3-11
3.2.3.3		3-13
3.2.3.4	TPR2	3-13
3.4.3.4	TPR3	3-13
3.2.3.5	TPR4 Through TPR15	3-14
3.2.4	CPU ID Switch	3-14
3.2.5	DMA Controller	3-14
3.2.6	Wake-up Circuit	3-15
3.2.7	PROM And Firmware Control	3-15
3.2.7.1	Native Firmware Vs. User-Designed Firmware .	3-17
3.2.8	KXJ11-CA Control And Status Registers	3-17
3.2.8.1	KXJll Control/Status Register A (KXJCSRA)	3-18
3.2.8.2	KXJ11 Control/Status Register B (KXJCSRB)	3-19
3.2.8.3	<pre>KXJ11 Control/Status Register B (KXJCSRB) KXJ11 Control/Status Register C (KXJCSRC) KXJ11 Control/Status Register D (KXJCSRD)</pre>	3-21
3.2.8.4	KYIII Control/Status Pegister D (KYICSPD)	3-21
3.2.8.5	KXJ11 Control/Status Register E (KXJCSRE)	3-24
	WYILL CONTROL/Status Register & (RAUCSRE)	3-24
3.2.8.6		3-24
3.2.8.7	KXJ11 Control/Status Register H (KXJCSRH)	3-25
3.2.8.8	KXJ11 Control/Status Register J. (KXJCSRJ)	3-26
3.2.9	Q-Bus Interrupt Register (QIR)	
3.2.10	Maintenance Register	3-28
3.2.11	Program Interrupt Request (PIRQ) Register	3-29
3.2.12	CPU Error Register	3-30
3.2.13	Processor Status Word (PSW)	3-31
3.2.14	Console Asynchronous Serial I/O	3-32
3.2.15	Synchronous/Asynchronous Serial I/O	3-33
	Denotical t/O	3-33
3.2.16	Parallel I/O	3-33
3.2.17	-12V Charge Pump	3-33
	Q-BUS INTERFACE	3-33
3.4	TWO-PORT REGISTERS AND COMMUNICATION WITH THE	
	ARBITER KXJ11-CA INTERRUPTS Interrupts From The Q-Bus To The KXJ11-CA	3-34
3.5	KXJ11-CA INTERRUPTS	3-34
3.5.1	Interrupts From The Q-Bus To The KXJ11-CA	3-35
3.5.2	Interrupts From The KXJ11-CA To The Q-Bus	3-35
3.5.3	Local Interrupts From On-Board Devices	
3.6	SPECIAL INTERRUPT HANDLING	3-37
3.7	KXJ11-CA RESETS	3-38
3.7.1	Software Reset	3-38
	Software Reset	3-39
3.7.2		3-41
3.8.1		3-41
3.8.2	Page Descriptor Registers (PDRs)	3-42
3.8.3	Memory Management Register 0 (MMR0)	3-43
3.8.4	Memory Management Register 1 (MMR1)	3-44
3.8.5	Memory Management Register 2 (MMR2)	3-45
3.8.6	Memory Management Register 2 (MMR2) Memory Management Register 3 (MMR3)	3-45
3.9	SHARED MEMORY	3-46
3.9.1	Shared Memory Organization	3-47
	Defining One Block Of Shared Memory	3-47
3.9.2		3-48
3.9.3	Defining Two Blocks Of Shared Memory	
3.9.4	Defining 64 Blocks Of Shared Memory	2-20

	3.9.6	Enabling And Disabling Shared Memory 3-5 Shared Memory Considerations 3-5	2
CHAPTER	4	DMA TRANSFER CONTROLLER (DTC)	
	4.1	OVERVIEW	ì
	4.2	DTC CONSIDERATIONS	2
	4.3	DATA TRANSFER CONTROLLER (DTC) REGISTERS 4-	2
	4.3.1	DTC Global Registers	4
	4.3.1.1	Command Register 4-	4
	4.3.1.2	Master Mode Register 4-	6
	4.3.2	DTC Channel Registers	7
	4.3.2.1	Current Address Registers A And B 4-	7
	4.3.2.2	Base Address Registers A And B 4-	9
	4.3.2.3		9
	4.3.2.4	Interrupt vector And Interrupt Save Register 4-1	O
	4.3.2.5	Status Register	2
	4.3.2.7	Current And Base Operation Count Registers . 4-1	4
	4.3.2.8		4
			2
•	4.4.1	PROGRAMMING THE DTC	9
	4 4 2	Data Transfer	1
	4.4.3	Data Transfer	2
	4.4.4	Examples	2
•			
	_		
CHAPTER	5	PARALLEL I/O CONTROLLER (PIO)	
			1
	5.1 5.2	OVERVIEW	12
	5.1 5.2 5.2.1	OVERVIEW	48
	5.1 5.2 5.2.1	OVERVIEW	48
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register 5-	445
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register 5-	445
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2	OVERVIEW	4457
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2	OVERVIEW	4457
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A	4457 7
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) And B)	4457 7
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And	4457 7 9
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) 5-1	4457 7 9 1
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.2.3	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers (Ports A 5-1 Bit Path Definition Registers	4457 7 9 12
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.2.3 5.2.3.1	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers 5-1 Data Path Polarity Registers	4457 7 9 123
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers 5-1 Data Direction Registers 5-1 5-2	4457 7 9 1233
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2 5.2.3.3	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Special I/O Control Registers 5-1 Special I/O Control Registers	4457 7 9 12334
	5.1 5.2 5.2.1 5.2.1.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.3	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers S-1 Data Direction Registers S-2 Special I/O Control Registers S-1 Pattern Definition Registers S-1 Pattern Definition Registers	4457 7 9 123345
	5.1 5.2 5.2.1 5.2.1.2 5.2.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.2 5.2.3.3 5.2.3.4 5.2.4.1	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Solution Reg	4457 7 9 1233455
	5.1 5.2 5.2.1 5.2.1.2 5.2.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.3 5.2.3.4 5.2.4.1 5.2.4.1	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Solution Special I/O Control Registers Pattern Definition Registers Pattern Polarity Registers Pattern Polarity Registers Pattern Transition Registers (PTR) Solution Special Solution Registers Solution Regi	4457 7 9 12334556
	5.1 5.2 5.2.1 5.2.1.2 5.2.2 5.2.2 5.2.2.1 5.2.2.2 5.2.3 5.2.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.2 5.2.3.3 5.2.3.2 5.2.3.3	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Solution Special I/O Control Registers Pattern Definition Registers Pattern Polarity Registers Pattern Polarity Registers (PTR) Pattern Transition Registers (PTR) Pattern Mask Registers (PMR) 5-1 Pattern Mask Registers (PMR)	4457 7 9 123345566
	5.1 5.2 5.2.1 5.2.1.2 5.2.2.2 5.2.2.1 5.2.2.2 5.2.3.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.3 5.2.3.4 5.2.4.1 5.2.4.1	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Solution Special I/O Control Registers Pattern Definition Registers Pattern Polarity Registers Pattern Polarity Registers Pattern Polarity Registers Pattern Transition Registers (PPR) Pattern Mask Registers (PMR) Port Data Registers 5-1 Port Data Registers 5-1 Port Data Registers 5-1 Port Data Registers	44 57 7 9 1233 4 55666
	5.1 5.2 5.2.1 5.2.1.2 5.2.2 5.2.2.1 5.2.2.2 5.2.2.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.2 5.2.3.3 5.2.3.3 5.2.4.1 5.2.4.2 5.2.4.2 5.2.4.3 5.2.5 5.2.6	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Solution Data Path Polarity Registers Special I/O Control Registers Pattern Definition Registers Pattern Definition Registers Pattern Polarity Registers Pattern Definition Registers Pattern Mask Registers (PPR) Pattern Mask Registers (PMR) Port Data Registers 5-1	4457 7 9 12334556667
	5.1 5.2 5.2.1 5.2.1.2 5.2.2.2 5.2.2.1 5.2.2.2 5.2.2.3 5.2.3.1 5.2.3.2 5.2.3.3 5.2.3.3 5.2.3.3 5.2.3.3 5.2.4.1 5.2.4.2 5.2.4.3 5.2.5	OVERVIEW PARALLEL I/O PORT (PIO) REGISTERS Master Control Registers Master Interrupt Control Register Master Configuration Control Register Port Specification Registers Port Mode Specification Registers (Ports A And B) Port Handshake Specification Registers (Ports A And B) Port Command And Status Registers (Ports A And B) Bit Path Definition Registers (Ports A And B) Bit Path Definition Registers Data Path Polarity Registers Special I/O Control Registers Special I/O Control Registers Pattern Definition Registers Pattern Polarity Registers (PPR) Pattern Transition Registers (PPR) Pattern Transition Registers (PTR) Pattern Mask Registers (PMR) Port Data Registers 5-1 Port Data Registers 5-1 Port Data Registers 5-1 Port Data Registers	4457 7 9 1233455666779

	5.2.6.4	PIO Counter/Timer Current Count 5-	-21
	5.2.7	Interrupt Related Registers 5.	-22
	5.2.7.1	Interrupt Related Registers 5- Interrupt Vector Register 5-	22
	5.2.7.2	Current Vector Register	. 22
	5.2.7.2	Current Vector Register	23
	5.4.0	I/O Buffer Control Register 5-	.23
	5.3	PROGRAMMING THE I/O PORTS 5- Programming The I/O Ports As Bit Ports 5-	- 24
	5.3.1	Programming The 1/O Ports As Bit Ports 5-	-25
	5.3.2	Programming The I/O Ports As Ports With	
		Handshake 5-	-27
	5.3.2.1	Example 5-	
	5.3.2.2	Example 5-	-36
	5.3.2.3	Example 5-	-38
	5.3.2.4	Example	-40
	5.3.2.5	Example 5-	41
	5.3.2.6	Example 5-	-43
	5.3.3	PROGRAMMING THE PIO COUNTER/TIMERS 5-	-44
CHAPTER	6	SERIAL LINE UNITS (SLUS)	
CHAPIER	,	SERIAL LINE UNITS (SUOS)	
	6 1		:_1
	6.1	OVERVIEW	1
	6.2	CONSOLE SERIAL PORT (SLUI)	
	6.2.1	SLUI (Console) Registers	1-2
	6.2.1.1		-2
	6.2.1.2	Receiver Buffer Register (RBUF) 6	5-3
	6.2.1.3	Transmitter Control/Status Register (XCSR) 6	5-4
	6.2.1.4	Transmitter Buffer Register (XBUF)	7-5
	6.2.2	Examples	5-6
	6.3	MULTIPROTOCOL SERIAL CONTROLLER (SLU2) 6	5-6
	6.3.1	Synchronous/Asynchronous Serial Line (SLU2)	
		Registers	5-7
	6.3.1.1	Registers	8-2
	6.3.1.2	Timer Registers	-9
	6 3 1 2	Timer Registers 6- 1 SLU2 Timer Control Registers 6-	-10
	6 3 1 2	2 SIN2 Timer Data Registers 6-	-12
	6.3.1.3	2 SLU2 Timer Data Registers 6- SLU2 Control Registers 6- 1 Control Register 0 6-	.14
•	6 2 1 2	1 Control Pagister A	.14
	6 2 1 2	2 Control Register 1	. T 7
	6.3.1.3.	2 Control Register 1	-10
	6.3.1.3.	ontrol Register 2 - Channel A	73
			-20
			-21
			-23
			-25
			-26
	6.3.1.3.		-26
	6.3.1.4		-27
	6.3.1.4.	l Status Register O 6-	-27
		2 Status Register 1 6-	-29
	6.3.1.4		-31
	6.3.1.5	SLU2 Transmitter Registers 6-	-31
	6.3.1.6		-32
	6.3.2		-32
	· · · · ·	- warmered	

APPENDIX A	MEMORY MAP SUMMARY
A.1	REGISTER SUMMARY
APPENDIX B	KXJ11-CA/KXT11-CA DIFFERENCES
B.1	DIFFERENCES BETWEEN THE KXJ11-CA AND THE KXT11-CA B-1

CHAPTER 1

OVERVIEW

1.1 INTRODUCTION

The KXJ11-CA (M7616) is an I/O processor based on the J-11 microprocessor chip. It is a quad-height, extended length, single-width module that executes the extended PDP-11 instruction set (all 140 instructions including floating-point) with memory management. The KXJ11-CA can operate as a Q-Bus slave device under the direction of a Q-Bus arbiter processor or can act as a standalone processor.

The KXJll-CA meets the specification for a Q-Bus slave and Q-Bus DMA master and can interface with most of Digital's large family of Q-Bus modules described in the Microcomputer Interfaces Handbook and the Microcomputers and Memories Handbook.

1.2 KXJ11-CA HARDWARE FEATURES

The KXJ11-CA has the following features:

- o J-11 (DCJ11-AC) 16-bit microprocessor
 - Executes extended PDP-11 instruction set (140 instructions including floating-point).
 - Contains memory management unit for three levels of memory protection and 4 MB addressing.
 - Operates at 14 MHz.

o Memory

- 512 KB of dynamic RAM
- Can be accessed by local (on-board) devices and Q-Bus devices

- Up to 64 KB of PROM; 16 KB of which is for firmware

o Q-Bus interface

- 16 word, two-ported RAM (TPR) register file for passing commands and parameters.
- Mechanism for posting interrupts to the Q-Bus.
- o Two channel programmable DMA transfer controller (DTC)
 - Performs transfers between local 22-bit addresses and 16-bit,
 18-bit, or 22-bit Q-Bus addresses.
- o Eight control/status registers
- o Console asynchronous serial line
 - DL-compatible
 - EIA RS-422/RS-423/RS-232C compatible
 - Programmable baud rates of 300 to 38400
- o Primary synchronous/asynchronous serial line unit
 - Full modem support
 - EIA RS-449 (CCITT V.24) and RS-422/RS-423/RS-232C compatible
 - Programmable baud rates of 110 to 76800
 - Bit-oriented or character-oriented synchronous protocol support
- o Secondary synchronous/asynchronous serial line unit
 - RS-449 (CCITT V.24) data and timing only
 - RS-422/RS-423/RS-232C compatible
 - Programmable baud rates of 110 to 76800
 - Bit-oriented or character-oriented synchronous protocol support
 - Party line operation

KXJ11-CA User's Guide PRELIMINARY 4/3/86 OVERVIEW

- o Two programmable timers for the synchronous/asynchronous serial line units and one watchdog timer
- o Parallel I/O Interface
 - Two 8-bit bidirectional double-buffered I/O ports
 - One 4-bit special purpose I/O port
 - Pattern recognition logic
 - Three independent 16-bit counter/timers
 - IEEE 488 electrically compatible

1.3 OPERATIONAL OVERVIEW (....)

This section explains how the KXJ11-CA fits into an overall Q-Bus system. Describes the operational modes of the KXJ11-CA. Defines arbiter/KXJ11-CA relationship for IOP mode. Describes multi-KXJ11-CA configurations.

1.4 KXJ11-CA OPERATING MODES

The KXJll-CA can operate in either standalone mode or in IOP mode. The sections that follow explain these modes. The AC and DC characteristics of the KXJll-CA are identical in both modes.

1.4.1 Standalone Mode

The KXJll-CA can be configured to operate as a standalone processor. In standalone mode, communication with other Q-Bus devices (including the system arbiter) is disabled. The backplane into which the KXJll-CA is plugged acts as a source of power and ground. The KXJll-CA preserves the continuity of the daisy-chained interrupt acknowledge and DMA grant lines on the backplane.

Standalone mode is selected when the on-board ID switch is in position 0 or 1. In the operational descriptions that appear in this and other chapters, ignore any references to Q-Bus activity if the KXJll-CA is to operate in standalone mode.

1.4.2 IOP Mode

The KXJ11-CA is designed primarily as an I/O processor. In a typical system, a KXJ11-CA is connected to one or more I/O devices that would otherwise be interfaced directly with the Q-Bus. In IOP mode, the KXJ11-CA handles interrupts and data processing associated with the I/O devices, freeing the Q-Bus from traffic that would ordinarily degrade system performance. IOP mode is selected when the on-board ID switch is in positions 2 through 15.

1.4.2.1 KXJ11-CA From Point Of View Of Arbiter -

1.5 SOFTWARE ENVIRONMENT

1.6 KXJ11-CA SPECIFICATIONS

Physical

26.6 cm (10.5 in) Height (quad) 22.8 cm (8.9 in) Length (extended)

(includes module handle)

1.27 cm (0.5 in) Width (single)

665 q (22 oz) maximum <----Weight

Power Requirements

+5V +/- 5% 6.0 A maximum Operational Power +12V +/- 5% 2.0 A maximum

AC loads = 2 units <----Bus loads <----DC loads = 1 unit

Environmental

Temperature

-40 to 66 degrees C (-40 to 150 degrees F) Storage 5 to 60 degrees C (41 to 140 degrees F) Operating

Relative Humidity

10% to 90% (non-condensing) Storage 10% to 90% (non-condensing) Operating

Altitude

Up to 15 km (50,000 ft) Storage Up to 15 km (50,000 ft) Operating

Air Quality

Air must be non-caustic.

1.7 TERMINOLOGY USED IN THIS DOCUMENT

Some terms used throughout this document are defined below.

- Local device/memory Refers to an I/O device or memory that is located on the KXJll-CA board.
- Global or Q-Bus Refers to any Q-Bus address including KXJ11-CA Q-Bus addresses.
- Shared memory Refers to the area of memory in local address space that is also assigned to a Q-Bus address range.
- Arbiter The Q-Bus default master, interrupt acknowledger, DMA grantor, and power up/down and reset control device (usually resides in the first slot of the Q-Bus).
- BDAL bus The Q-Bus (backplane) multiplexed data and address lines.
- Q-Bus transceivers The interface between the Q-Bus and the QDAL bus.
- ZDAL bus The 22-bit address and 16-bit data path between the BDAL transceivers and the KDAL transceivers.
- KDAL bus The KXJ11-CA internal module multiplexed data and address bus which is common to all local memory and I/O.
- JDAL bus The 22-bit address and 16-bit data path between the KDAL transceivers and the J-11 microprocessor.
- Instruction cycle The sequence of bus transactions involved in the execution of an entire instruction by the J-11 microprocessor.
- Transaction Either a KXJ11-CA address and data exchange or a DMA master address and data exchange with the necessary handshake signal assertions.
- DTC Refers to the Z8016 direct memory access transfer controller.
- PIO Refers to the Z8036 parallel I/O unit and counter/timer.
- uPD7201 Refers to the NEC 7201 multiprotocol serial controller. Also referred to as SLU2.
- Native firmware ROM based programs which direct and coordinate the operation of the KXJ11-AA and allow the KXJ11-AA to interpret and respond to commands from arbiter processor.
- DLART Refers to the DL-compatible asynchronous receiver/transmitter used as the console port. Also referred to as SLU1.

1.8 RELATED DOCUMENTS

This User's Guide is the primary reference in the documentation package that accompanies the KXJ11-CA. The other documents in the package include:

- DCJ11 Microprocessor User's Guide
- Z8036 Parallel I/O Chip Technical Manual
- uPD7201 Multiprotocol Serial Controller Data Sheet
- AmZ8016 DMA Transfer Controller Data Sheet
- 8254 Programmable Interval Timer Data Sheet
- DLART Data Sheet
- KXJ11-CA Schematics
- KXJ11-CA Firmware Listings

Other documents the reader may find useful include:

Title	Order Number
Microcomputers and Memories Handbook	EB-20912-20
Microcomputer Interfaces Handbook	EB-23144-18
PDP-11 Architecture Handbook	EB-23657-18
TU58 Technical Manual	EK-OTU58-TM

These documents are available from:

Digital Equipment Corporation Accessories and Supplies Group P.O. Box CS2008 Nashua, NH 03061

Attention: Documentation Products

CHAPTER 2

INSTALLATION

2.1 INTRODUCTION

This chapter describes how to install the KXJ11-CA module.

NOTE

Before changing the factory shipped jumper configuration, the user should make sure the jumpers match those of Figure x-x and should verify that the module is operating properly as described in Section x.x.


Installation includes the following activities:

- Selecting operating characteristics and installing appropriate jumpers
- 2. Determining power supply requirements
- 3. Installing the board into a backplane
- 4. Selecting and connecting cables from serial and parallel I/O interfaces to external devices
- 5. Verifying proper operation

2.2 SELECTING OPERATING FEATURES

Several characteristics of the KXJ11-CA are defined by jumper settings. This section summarizes which characteristics are part of the factory shipped configuration. It also shows how to change these characteristics by changing the appropriate jumpers.

Figure x-x illustrates the factory shipped jumper settings. Table x-x summarizes the meaning of each of the jumper settings. The sections that follow describe the various jumper setting alternatives available.



2-2

Table x-x Factory Shipped Jumper Configuration

-		
Function	Setting	Jumpers Installed
Q-Bus Size	22 bits	M3 to M4 M5 to M6
Q-Bus Base Address ID Switch Position	17760240 5	M1 to M2
8036 counter/timer	Enabled Disabled Enabled	M10 to M11 M7 to M8
BREAK Enable	Enabled	M12 to M13
HALT Option Selection	MicroODT	M14 to M15
Power-Up Option Selection*	MicroODT	M16 to M17
PROM Addressing**	16-bit	M18 to M19
SLU1 Baud Rate	9600	M56 to M55 M60 to M59
SLU1 Transmitter	RS423	M62 to M61
SLU1 Receiver	RS423	no jumper
SLU2 Channel A Receiver	RS422	M34 to M33 M32 to M31 M30 to M29 M28 to M27 M26 to M25 M24 to M23
SLU2 Channel B Transmitter	RS422	M38 to M36 M51 to M50
SLU2 Channel B Receiver	RS422	M42 to M41 M40 to M39 M20 to M21
Real-Time Clock Interrupt	60 Hz	M52 to M53
Boot/Selftest Switch Position	5	

^{*}With this jumper installed, firmware is not executed upon power-up.
**With this jumper installed, firmware can not perform user ROM checksum or sizing calculations.

2.2.1 Boot/Selftest Switch

The boot/selftest switch is a 16 position switch that is used if the board is configured to execute firmware (rather than MicroODT) upon power-up. It has three functions:

- It determines what the KXJ11-CA will do when a special interrupt condition exists (see Section x.x) including whether or not selftests will run.
- It determines whether special interrupt handling is performed by user code or by firmware.
- It determines where in memory the on-board PROM is mapped. are two alternatives -- low memory or high memory. The memory maps associated with low and high PROM mapping are shown in Figures x-x, and x-x, respectively.

The location of the boot/selftest switch is shown in Figure x-x. Table x-x summarizes the functions associated with each switch position.




Figure x-x Boot/Selftest Switch

KXJ11-CA User's Guide PRELIMINARY 4/3/86 INSTALLATION

	Table x-x Boot/Selftest Switch F	unctions Special	
Switch Position	KXJ11-CA Special Interrupt Response	Interrupt Handling	PROM Mapping
0	User PROM application code is executed. No selftests are performed.	Firmware	Low
1	User PROM application code is executed. All selftests are performed.	Firmware	Low
2	User PROM application code is executed. All selftests are performed. The user (P)ROM checksum test is also performed.	Firmware	Low
3	Application code is booted from a TU58 via SLU1. All selftests are performed, then the TU58 primary bootstrap is executed.	Firmware	High
4	MicroODT is entered. No selftests are performed	Firmware	High
5	All selftests are performed. The KXJ11-CA awaits command from the arbiter via TPRO.	Firmware	High
6	No selftests are performed. The KXJ11-CA awaits a boot command from the arbiter via TPR0.	Firmware	High
7	All selftests are performed continuously. No application code is booted or executed. Loopback connectors (see Section x.x.x) are installed for these tests.	None	High
8	User PROM application code is executed. No selftests are performed.	User Code	Low
9	User PROM application code is executed. All selftests are performed.	User Code	Low
10	User PROM application code is executed. All selftests are performed. The user (P)ROM checksum test is also performed.	User Code	Low

11	Application code is booted from a TU58 via SLU1. All selftests are performed, then the TU58 primary bootstrap is executed.	User	Code	High
12	MicroODT is entered. No selftests are performed	User	Code	Hìgh
13 .	All selftests are performed. The KXJ11-CA awaits a command from the arbiter via TPR0.	User	Code	High
14	No selftests are performed. The KXJ11-CA awaits a command from the arbiter via TPR0.	User	Code	High
15	All selftests are performed continuously. No application code is booted or executed. Loopback connectors (see Section x.x.x) are installed for these tests.	None		High

Notes:

- Switch position 5 is the factory shipped configuration.
- 2. The encoded value of the boot/selftest switch position is available in the KXJCSRB register, bits <7:4>. For example switch position 1 would be encoded as 0001 in KXJCSRB <7:4>.
- The user (P)ROM checksum test looks for a checksum at the word address of user (P)ROM. Similarly, the firmware checksum test looks for a checksum at the highest word address of the firmware PROM. Either checksum is calculated and checked according to the DECPROM algorithm which is as follows:

CHECKSUM = 0 FOR I = number of PROM addresses to be checksumed DO CHECKSUM = CHECKSUM + contents of address (high order carry from addition is discarded) CHECKSUM = ROTATE LEFT_ONE_BIT (bit0 -> bit1, bit1 -> bit2, ..., n-1 -> bit0

NEXT I

Special interrupt handling can be performed by user code in switch positions 8-15. This function is useful in applications that need to continue running after the Q-Bus signals BHALT or BINIT has been asserted. For switch positions 0 through 7, special interrupt handling is done by firmware.

5. If the KXJ11-CA is in standalone mode, switch positions 5, 6, 13, and 14 should not be used. These postions cause the KXJ11-CA to idle and wait for a command. In standalone mode, the KXJ11-CA will idle indefinitely, waiting for an arbiter command that will never come.




Figure x-x Memory Mapping - PROM in Low Memory




Figure x-x Memory Mapping - PROM in High Memory

2.2.2 Q-Bus Size

The KXJll-CA may be configured to handle 16-, 18-, or 22-bit Q-bus addressing. This is accomplished with the Q-bus size jumpers (see Figure x-x). 22-bit addressing is selected as part of the factory shipped configuration.




Figure x-x Q-Bus Size Selection

Jumper Connection					Description
*	M3	0	0	M5	22-bit addressing selected
	мз	0	. 0		18-bit addressing selected
	M4	0	0	м6	·
	M3	0		M5	16-bit addressing selected
	M4	0	0	M6	

^{*} Factory shipped configuration

2.2.3 Q-Bus Base Address Selection

In systems with multiple I/O processor boards, it is necessary to distinguish one from another by making sure that each one has a unique Q-bus base address. This is accomplished on the KXJll-CA by setting the ID switch and installing or removing a jumper which connects Ml and M2.

Table x-x lists the base addresses that can be selected. Table x-x lists 22-bit addresses. If the KXJll-CA is configured for 16- or 18-bit addressing, simply use the lower 16 or 18 bits of the addresses

KXJ11-CA User's Guide PRELIMINARY 4/3/86 INSTALLATION

specified in Table x-x.

Figure x-x shows the locations of Ml, M2, and the ID switch. The factory shipped base address is 17760240.




Figure x-x Q-Bus Base Address Selection

o M1 Factory shipped configuration o M2 Base address = 17760240

Table x-x Q-Bus Base Address Selection

ID Switch Position	Base Address (Jumper IN)	Base Address (Jumper OUT)
0	+	+
1	+	+
2 3	17760100	17762100
	17760140	17762140
4	17760200	17762200
5*	17760240*	17762240
6	17760300	17762300
7	17760340	17762340
8	17775400	17777400
9	17775440	17777440
10	17775500	17777500
11	17775540	17777540
12	17775600	17777600
13	17775640	17777640
14	17775700	17777700
15	17775740	17777740

^{*} Factory shipped configuration

2.2.4 DMA Requests

DMA requests to the on-board DMA transfer controller (DTC) may come from several sources. The KXJll-CA has a set of jumpers which enable or disable DMA requests from: (1) SLU2 channel A, (2) SLU2 channel B, or (3) the on-board 8036 PIO counter/timer. The location of these jumpers is shown in Figure x-x. Note that only two of the three sources may be specified (jumpered) at a time. The two sources that are jumpered as part of the factory configuration are SLU2 channel A and SLU2 channel B.

⁺ The Q-Bus interface is disabled (i.e., the KXJ11-CA is running in standalone mode) for these switch positions Caution - Base address selections may cause conflicts with addresses of existing Q-Bus devices.




Figure x-x DMA Requests

	Jumper Connection					Description
*	Mll	M10 O	м 9 о	м8 о	M7 0	Allows DMA channel 0 requests from SLU2 channel A
	Mll	M10 O	м9 0	м8 0	M7 0	Allows DMA channel 1 requests from PIO counter/timer port A
*	Mll	M10 O	м9 0	м8 0	M7 0	Allows DMA channel 1 requests from SLU2 channel B

^{*} Factory shipped configuration

Note: Do not connect a jumper between M10 and M9; this configuration is not supported.

2.2.5 BREAK Enable

There is a jumper on the board that enables or disables console BREAK requests from SLU1 (the on-board DLART) to the J-11. A BREAK is generated by SLU1 when a console terminal is attached to the system and the BREAK key on the console keyboard is pressed. When BREAK is

received, the J-11 executes MicroODT. The location of this jumper is shown in Figure x-x. BREAK requests are enabled as part of the factory shipped configuration.




Figure x-x BREAK Enable

Jumper Connection		Description			
* M13 o	o M12	Console	BREAK	requests	enabled
M13 o	o M12	Console	BREAK	requests	disabled

* Factory shipped configuration

2.2.6 HALT Option Selection

A jumper on the KXJll-CA determines what action will be taken if a HALT instruction is executed in kernel mode. The location of this jumper is shown in Figure x-x. The jumper affects the state of bit 3 of the Maintenance Register (see Section x.x). If the jumper is installed (the factory shipped configuration), MicroODT is unconditionally entered upon the execution of a HALT instruction in kernel mode. If the jumper is not installed, the KXJll-CA traps through location 4 in kernel instruction space and sets bit 7 of the CPU error register when a kernel mode HALT instruction is executed.




Figure x-x HALT Option Selection

Jumper Connection	Description
* M15 o o M14	MicroODT is entered when a HALT instruction is executed in kernel mode.
M15 o o M14	KXJll-CA traps through location 4 in kernel instruction space and sets bit 3 of the CPU error register if a HALT instruction is executed in kernel mode.

^{*} Factory shipped configuration

2.2.7 Power-Up Option Selection

The power-up jumper (see Figure x-x) determines what action the KXJ11-CA will take when the board is powered up or reset. The jumper affects the state of bit 2 of the Maintenance Register (see Section x.x). If the jumper is installed (the factory shipped configuration), MicroODT is entered with the PS cleared upon power-up. This is also known as power-up option 1. If the jumper is not installed, the KXJ11-CA executes the firmware power-up code at location 173000 upon power-up (PC = 173000, PS = 340). This is also known as power-up option 3.




Figure x-x Power-Up Option Selection

Jumper Connection		Description
* M17 o	o M16	MicroODT is entered upon power-up.
M17 o	o M16	The KXJ11-CA bootstraps via location 173000 upon power-up.

^{*} Factory shipped configuration

2.2.8 PROM Addressing

The KXJ11-CA can be jumpered to accommodate various PROM types. The location of the PROM addressing jumper is shown in Figure x-x. If the jumper is not installed, the on-board PROMs use 15-bit addresses. PROMS such as the Intel 2764 (8K x 8) and 27128 (16K x 8) use 15-bit addresses. If the jumper is installed, the PROMs use 16-bit addresses. This accommodates PROMs such as the Intel 27256 (32K x 8) which use 16-bit addresses. 16-bit PROM addressing is specified as part of the factory shipped configuration.




Figure x-x PROM Addressing

Jumpe	r Connection	Description
	o M19 o M18	15-bit addressing selected
*	o M19 o M18	16-bit addressing selected

* Factory shipped configuration

2.2.9 SLU1 Baud Rate

The jumpers shown in Figure x-x select the default baud rate for the SLU1 transmitter and receiver. The default baud rate for SLU1 is set when the KXJ11-CA is powered up or reinitialized. It can be changed under software control if KXJCSRJ<3> is set. Table x-x shows the various baud rates that can be selected. A default baud rate of 9600 is considered. is specified as part of the factory shipped configuration.




Figure x-x SLUl Baud Rate

M60	0	0	M59			configuration	-
M58	0	0	M57	9600 bau	ıd		
MSS	0	0	M55				

Table x-x SLU1 Baud Rate Jumpering

Baud Rate	M56 to M55	M58 to M57	M60 to M59
38400	In	In	In
19200	In	In	Out
* 9600	In	Out	In
4800	In	Out	Out
2400	Out	In	In
1200	Out	In	Out
600	Out	Out	In
300	Out	Out	Out

2.2.10 SLU1 Transmitter

The SLU1 transmitter can be jumpered to send either single-ended (RS423) or differential (RS422) asynchronous serial data via connector J3. The location of the jumpers is shown in Figure x-x. RS423

transmission is selected as part of the factory shipped configuration.




Figure x-x SLU1 Transmitter

Jumper Connection

Description

RS423 transmission selected

RS422 transmission selected

* Factory shipped configuration

2.2.11 SLU1 Receiver

The SLU1 receiver can be jumpered to receive either single-ended (RS423) or differential (RS422) asynchronous serial data via connector J3. The location of the jumper is shown in Figure x-x. RS423 reception is selected as part of the factory shipped configuration.




Figure x-x SLU1 Receiver

Jumper Connection

Description

	M48	M47
	0	
*	M48	M47

RS422 reception selected

RS423 reception selected

* Factory shipped configuration

2.2.12 SLU2 Channel A Receiver

The SLU2 channel A receiver can be jumpered to receive either single-ended (RS423) or differential (RS422) serial data via connector J1. The location of the jumpers is shown in Figure x-x. RS422 reception is selected as part of the factory shipped configuration.




Figure x-x SLU2 Channel A Receiver


Jumper Conne	ction	Description		
* M34 O O M32 O O M30 O O M28 O O M26 O O M24 O O	M33 M31 M29 M27 M25 M23	RS422	reception	selected
M34 o o m32 o o m30 o o m28 o o m26 o o m24 o o	M33 M31 M29 M27 M25 M23	RS423	reception	selected

* Factory shipped configuration

2.2.13 SLU2 Channel B Transmitter

The SLU2 channel B transmitter can be jumpered to send single-ended (RS423), differential (RS422), or party line (CCITT R1360) serial data via connector J2. The location of the jumpers is shown in Figure x-x. RS422 transmission is selected as part of the factory shipped

configuration.






Figure x-x SLU2 Channel B Transmitter

Jumper Connections

0 M51

0 M50

M49

Description

* Factory shipped configuration

2.2.14 SLU2 Channel B Receiver

The SLU2 channel B receiver can be jumpered to receive single-ended (RS423), differential (RS422), or party line (CCITT R1360) serial data via connector J2. There are two groups of jumpers involved, as shown in Figure x-x. RS422 reception is selected as part of the factory shipped configuration.




Figure x-x SLU2 Channel B Receiver

Jumper Connections			Description	
*	M44 0 0 M43 M42 0 0 M41 M40 0 0 M39	O M20 O M21 O M22	RS422 reception selected	
	M44 0 0 M43 M42 0 0 M41 M40 0 0 M39	o M20 o M21 o M22	RS423 reception selected	
	M44 0 0 M43 M42 0 0 M41 M40 0 0 M39	o M20 o M21 o M22	Party line reception selected	

* Factory shipped configuration

2.2.15 Real-Time Clock Interrupt

SLU1 (the on-board DLART) can generate real-time clock interrupts at frequencies of 50 and 60 Hz. Jumpers M52, M53, and M54 select either the 50 Hz or the 60 Hz real-time clock as an input to the interrupt control logic. If interrupts are enabled, each clock "tick" results in a maskable priority level 6 interrupt request to the on-board J-11. The location of the real-time clock interrupt jumpers is shown in

Figure x-x. A real-time clock rate of 60 Hz is specified as part of the factory shipped configuration.




Figure x-x Real-Time Clock Interrupt

Jumper	Connection	Description					
* 000	M54 M53 M52	60	Hz	real-time	clock	selected	
000	M54 M53 M52	50	Hz	real-time	clock	selected	

* Factory shipped configuration

2.3 POWER SUPPLY CONSIDERATIONS

When installing the KXJ11-CA, the user must make sure the power supply can handle the extra load presented by the board. The KXJ11-CA draws a maximum of 4A at +5V and 2A at +12V. The board adds 2.7 AC loads and 1.0 DC loads to the bus.

In standalone mode, at least four power fingers (backplane connections) and four ground fingers for +5VDC must be connected to the power supply. And at least two power fingers and two ground

fingers for +12VDC must be connected to the power supply.

INSTALLING THE KXJ11-CA INTO A BACKPLANE

The KXJ11-CA plugs into any DEC standard quad height backplane (see Figure x-x). No special backplane wiring or jumpering is required to accommodate the KXJ11-CA. Keep in mind that the grant structure must be preserved if there are blank slots between the KXJ11-CA and the top of the backplane. This can be accomplished by inserting grant cards where appropriate. Figure x-x shows an example of the use of grant cards. The dual height grant card (M8659) preserves grant continuity for slots A and B and grant card G7272 preserves the DMA and interrupt grant continuity for slot C. Also keep in mind that the KXJ11-CA board must be configured for the proper Q-Bus address size.




Figure x-x Backplane Installation

Component Side

Solder Side

Pin CA1 CB1 CC1 CC1 CC1 CC1 CC1 CC1 CC1 CCN1 CCN	KXJ11-CA Signal NC	Pin CA2 CB2 CC2 CD2 CE2 CH2 CH2 CM2 CM2 CM2 CM2 CM2 CM2 CM2 CM2 CM2 CM	KXJ11-CA Signal +5V NC GND NC
DA1 DB1 DC1 DD1 DE1 DF1 DH1 DJ1 DK1 DM1 DM1 DM1 DM1 DM1 DM1 DM1 DW1 DW1 DW1 DW1 DW1 DW1	NC N	DA2 DB2 DC2 DD2 DE2 DF2 DH2 DJ2 DK2 DL2 DM2 DM2 DM2 DM2 DM2 DM2 DM2 DM2 DM2 DM	+5V NC GND NC

Notes:

- 1. NC = Not connected
- 2. Pin CM2 is jumpered to pin CN2 for the interrupt acknowledge daisy chain.
- 3. Pin CR2 is jumpered to pin CS2 for the DMA grant daisy chain.

2.5 CONNECTORS AND EXTERNAL CABLING

The KXJ11-CA communicates with external devices via a parallel I/O connector (J4) and three serial I/O connectors (J1, J2, and J3). This section specifies the pin assignments of these connectors and lists the types of cables that can be used with each.

2.5.1 Parallel I/O Interface (J4)

The parallel I/O (PIO) interface signals appear at connector J4. These signals are buffered. They can be driven over a 50 ft. distance via a ribbon cable or round cable with a 40-pin AMP contact housing at each end. A PIO cable is not provided with the KXJll-CA. We recommend the use of the following cables, available from Digital Equipment Corporation:

- BC06 R shielded ribbon cable
- BC05 L "mirror image" cable

Figure x-x shows the pin assignments for J4, the parallel I/O connector.




Figure x-x Parallel I/O Interface Pin Assignments

. 1

2.5.2 Serial I/O Lines (J1, J2, J3)

The KXJ11-CA has three serial I/O lines:

- o SLU2 channel A (J1), a synchronous/asynchronous serial line with modem control
- o SLU2 channel B (J2), a synchronous/asynchronous serial line without modem control
- o SLU1 (J3), the console asynchronous serial line (no modem control)

Each serial line is compatible with the EIA RS232-C and RS422/RS423 protocols. In addition, SLU2 channel B (J2) is compatible with the CCITT R1360 party line protocol. Interfacing the KXJ11-CA with 4-20 mA current loop devices via the serial lines can be done by using the DLV11-KA option.

The user must supply his own serial line cables. We recommend the following cables (available from Digital Equipment Corporation) for J2 and J3:

- BC20N-05 A 5-foot EIA RS232-C null modem cable for a direct connection between the KXJ11-CA and an EIA terminal. This cable has a 10-pin (2 x 5) AMP female connector on one end and a 25-pin RS232-C female connector on the other.
- BC21N-05 A 5-foot EIA RS232-C modem cable for a connection between the KXJ11-CA and a modem or acoustic coupler. This cable has a 10-pin (2 x 5) AMP female connector on one end and a 25-pin RS232-C male connector on the other.
- BC20M-50 A 50-foot EIA RS422 or RS423 cable for a direct connection between the KXJ11-CA and a remote processor. Used in applications requiring high data transmission speeds (up to 19.2 K baud). This cable has a 10-pin (2 x 5) AMP female connector on each end.

The pin designations for J2 and J3 are shown in Figure x-x.

All three serial lines are factory configured to handle differential inputs and outputs. If you change the configuration of any of the serial lines to handle single ended inputs or outputs make sure the return (-) signal(s) on the cable are tied to signal ground.




Figure x-x J2 and J3 Pin Assignments (10-pin)

There is no standard cable available from Digital Equipment Corporation for SLU2 channel A; the user needs to construct his own. Figure x-x illustrates the pin assignments for SLU2 channel A (J1). Tables x-x through x-x show the correspondence between the pins of the standard connectors for the RS422/RS423, RS232, and CCITT protocols and the pins of J1. These tables make it easy to construct an appropriate cable. The KXJ11-CA register address associated with each signal is specified in the last column of each table for ease of programmer reference. The register descriptions in Chapter x provide further details.

		•	48	10	12	14	16 T	18 V	70	# 2	76 18	00	38 45	2	2	***		7	*
			<u> </u>	<u> </u>			-	2.0	-	044	60	CD	•	-	RSR	*6	<u>₩Ç</u>	37.8	
46	¥	SA.	.0	QA	57	, AY	9			-		•	770	75	308	78	CSA	070	101
	(\$	4	-	•	MC.	28	100	CMM	THE	1.75							-	-	UU
-	<u> </u>	-	16	4			1	U	*	Y.	**	- 55	**	=	31	=	-	- - 3	
E .	è	ě	œ.	(8)	11	13	16	17	10	21	-	_	•	_	•	_			

Figure x-x J1 Pin Assignments (40-pin)

Table x-x RS422/RS423 Interface to J1

Pin	Circuit	Direction	Function	RS-232	CCITT	Pin	Location
1 2 3	SHIELD SI SPARE	From Modem	Protective Ground	CI	112	- 5,E	17777522
4	SD	To Modem	Send Data (+)	BA	103	•	17775706
5	ST	From Modem	Send Timing (+)	DB	114	6,F 12,N	17777520
6 7	RD RS.	From Modem To Modem	Receive Data (+) Request to Send (+)	BB CA	104 105	8,J 13,P 18,V	17775702 17775704
8 9 10	RT CS LL	From Modem From Modem To Modem	Receive Timing (+) Clear to Send (+) Local Loop	DD CB	115 106 141	14,R 16,T	17775720 17775700 Dummy Gen.
11 12	DM TR	From Modem To Modem	Data Mode (+) Terminal Ready (+)	CC CD	107 108/2	22,Z 33,M 26,DD	17777520
13 14 15	RR RL IC	From Modem To Modem From Modem	Receiver Ready (+) Remote Loop Incoming Call	CF CE	109 140 125		17775700 Dummy Gen.
16	SF/SR	To Modem	Select Frequency Signal Rate Select	СН	126 111	3,C 3,C	17777520
17	TT	To Modem	Terminal Timing (+)		113	30,JJ 10,L	17777530
18 19 20	TM SG RC	From Modem To Modem From Modem	Test Mode Signal Ground Receive Common	AB	142 102 102b	5,E 40,W 2,B	17777522
21 22 23 24 25	SPARE SDR STR RDR RSR	To Modem From Modem From Modem To Modem	Send Data (-) Send Timing (-) Receive Data (-) Request to Send (-)			31,KK 38,TT 15,S 32,LL	
26 27 28 29 30	RTR CSR IS DMR TRR	From Modem From Modem To Modem From Modem To Modem	Receive Timing (-) Clear to Send (-) Terminal in Service Data Mode (-) Terminal Ready (-)			37,SS 35,PP 3,C 17,V 19,W	17777520
31 32 33 34 35	RRR SS SQ NS TTR	From Modem To Modem From Modem To Modem To Modem	Receiver Ready (-) Select Standby Signal Quality New Signal Terminal Timing (-)	CG	116 110	7,H 28,FF - 27,EE	Dummy Gen.
36 37	SB SC	From Modem To Modem	Standby Indication Send Common		117 102a	- 1,A	•

KXJ11-CA User's Guide PRELIMINARY 4/3/86 INSTALLATION

Notes on Figure x-x and Table x-x:

- Pins K 9, 25 CC, and 28 FF are driven by dummy generators which disable RL (CCITT 140), LL (CCITT 141), and SS (CCITT 116) respectively.
- 2. The label NC indicates no connection.
- 3. The suffix R in a three-letter pin label (such as RDR) signifies that the pin is associated with the return side of a differential driver or receiver.
- 4. Circuit IS can be redefined to mean SF. Or IS can be redefined to SR. In the second case, TM is also redefined to SI.

Table x-x RS232-C Interface to Jl

Pin	Circuit	Direction	Function	CCITT	Pin	Location
1 2 3 4 5	AA BA BB CA CB	To Modem From Modem To Modem From Modem	Protective Ground Transmitted Data Received Data Request to Send Clear to Send	101 103 104 105 106	39,UU 6,F 8,J 18,V 16,T	17775706 17775702 17775704 17775700
6 7 8 9 10	CC AB CF -	From Modem From Modem (From Modem) (To Modem)	Data Set Ready Signal Ground Receiver Ready (+ DC Test Voltage) (- DC Test Voltage)	107 102 109	22,Z 40,W 24,BB	17775710 17775700
11 12	- SCF	- From Modem	Unassigned Secondary Carrier Detector	122	-	
13	SCB	From Modem	Secondary Clear to Send	121		
14	SBA	To Modem	Secondary Trans-	118		•
15	DB	From Modem	Transmitter Clock	114	12,N	17777520
16	SBB	From Modem	Secondary Received	119	-	
17	ממ	From Modem To Modem	Receiver Clock Receiver Dibit Clock	115	14,R	17777520
18 19	SCA	To Modem	Secondary Request to	120	-	
20	CD	To Modem	Send Data Terminal Ready	108/2	26,DD	17777520
21	CG	From Modem	Signal Quality Detector	110	-	
22	CE	From Modem	Ring Indicator	125	20,X	17775710
23	CH/CI	To Modem	Data Rate Selector	111	5,E	17777522
				112	3,C	17777520
24	DA	To Modem	External Transmitter Clock	113	10,L	17777530
25	CN	To Modem	Force Busy		-	

Table x-x CCITT/V.35 Interface to J1

Pin	Circuit	Direction	Function	RS232	RS449	Pin	Location
A B C D E	101 102 105 106 107	- To Modem From Modem From Modem	Protective Ground Signal Ground Request to Send Ready for Sending Data Set Ready	AA AB CA CB CC	SG RS CS DM	16,T	
F H	109 108/1	From Modem To Modem	RCV Line Signal Det Connect Data Set	CF	RR	24,BB	17775700
J R T	108/2 125 104 104	To Modem From Modem From Modem From Modem	Data Terminal Ready Calling Indicator Received Data A Received Data B	CD CE BB	TR IC RD RD		17777520 17775710 17775702
v x	115 115	From Modem From Modem	Receive Timing A Receive Timing B	DD	RT RT	14,R	17777520
Y AA P	114 114 103	From Modem From Modem To Modem	Transmit Timing A Transmit Timing B Transmit Data A	DB BA	ST ST SD	12,N - 6,F	17777520 17775706
s U W	103 113 113	To Modem To Modem To Modem To Modem	Transmit Data B Terminal Timing A Terminal Timing B	DA	SD TT TT	- 10,L	17777530

2.5.3 Loopback Connectors

Loopback connectors (not provided) are attached to the serial or parallel communication ports to determine whether or not they are operating correctly (see Figure x-x). They are typically used in conjunction with the running of diagnostic programs and in some firmware selftests (see Sections x.x.x and x.x.x). These connectors may be ordered from Digital Equipment Corporation or may be built by the user. If the user wants to make his own loopback connectors, see Appendix x.

There are three different types of loopback connectors. A 10-pin loopback connector (DEC part number H3270) is plugged into J2 to test SLU2 channel B or into J3 to test SLU1. A 40-pin loopback connector (DEC part number H3022) is plugged into J1 to test SLU2 channel A. As shown in Figure x-x, this loopback connector can be configured to test RS422 or RS423 operation. The third type of loopback connector is also 40 pins (DEC part number H3021) and is plugged into J4 to test the parallel I/O port.




Figure x-x Loopback Connectors

2.6 ERROR DETECTION AND REPORTING WITH THE LEDS

There are four LEDs on the edge of the KXJ11-CA board which the native firmware uses to indicate the state of the board. These are especially useful for diagnostic purposes during power-up or reinitialization. Using the LEDs, the user can quickly verify that the board is operating properly or, if there is a problem with the board, can help locate the difficulty. Table x-x summarizes the conditions the LEDs can indicate.

Upon power-up or reinitialization, all four LEDs are illuminated for approximately 1/2 second if they are working properly. The LEDs are labeled L4 through L1 from left to right as viewed from the back of the box when the KXJ11-CA is installed in a backplane. If the KXJ11-CA runs its selftests (this is determined by the setting of the boot/selftest switch), L4 is off and L3 - L1 are on as the selftests run. If one of the selftests fails, L4 is illuminated and L3 - L1 indicate the test that failed. Selftests are run in the order listed in Table x-x. Thus, if a test fails, the user can also determine which tests (if any) passed.

If all the selftests run without error, the KXJll-CA performs a boot operation. The boot/selftest switch setting determines what function is performed. L4 remains off and L3 - L1 indicate the status of the executing code. Note that the boot/selftest switch may be set such

that selftests are not run. If that is the case then L4 is off and L3 - L1 indicate the state of the board as it executes code.

Table x-x LED Display Definitions

	LE	Ds		
L4	L3	L2	Ll	Meaning
x	x	x	x	All LEDs on for 1/2 sec. at the start of a power-up or reinitialization operation
x	x	x	x	Can't access Control/Status Registers in I/O page
x	0	0	0	DMA or RTC test failed
x	0	0	X	RAM test failed
x	0	x	0	ROM checksum test failed
X	0	x	x	Serial line test of SLU1 failed
x	x	0	0	Serial line test of SLU2 channel A failed
x	x	0	x	Serial line test of SLU2 channel B failed
x	x	x	0	Parallel port test failed
0	x	x	x	Auto selftests running
0	x	x	0	Loopback tests running
0	x	0	X	Q-Bus ODT mode
0	x	0	0	Fatal runtime error
0	0	X	X	Waiting for command
0	0	x	0	Performing DTC load
0	0	0	x	TU58 primary bootstrap executing
0	0	0	0	Executing non-native code

Quick LED Reference

L4	LED L3	s L2	Ll	Meaning
x x	- x	- x	- x	Selftest error detected Fatal selftest error detected
0	0	- 0	- 0	No selftest errors detected Application running without error

Note: x = ON o = OFF

- = Don't care (either ON or OFF)

2.7 DIAGNOSTIC TESTING WITH XXDP+

The KXJll-CA can be tested by running XXDP+, a diagnostic operating system that is booted from the user's system disk. This section explains how to run the XXDP+ diagnostics to test the KXJll-CA. More information on XXDP+ is found in the XXDP+ System User's Manual

KXJ11-CA User's Guide PRELIMINARY 4/3/86 INSTALLATION

(AC-F348F-MC).

When the user has successfully booted XXDP+ from his system disk, a message such as the one shown below appears on the console terminal. The items that are blank (underscore) indicate values that are system dependent.

BOOTING UP XXDP-SM SMALL MONITOR

XXDP-SM SMALL MONITOR VERSION BOOTED FROM KW OF MEMORY NON-UNIBUS SYSTEM

RESTART ADDR: 152010

THIS IS XXDP= SM TYPE "H" or "H/L" FOR HELP

When the "period" prompt appears, the user types in:

R KXJ008<CR>

This initiates the running of the tests. The message KXJ008.BIN then appears on the console followed by several lines of system information. Then the following should appear:

USE <ESC> TO HALT

KXJ FUNCTIONAL TEST

SWR	OCTAL	FUNCTION
15	100000	HALT ON ERROR
14	040000	INHIBIT ERROR SUMMARY
13	020000	INHIBIT ERROR REPORTS
12	010000	UNUSED
10	002000	UNUSED
09	001000	LOOP ON ERROR
08	000400	LOOP ON TEST IN SWR<6:0>
07	000200	INHIBIT TEST NUMBER/TITLE

SWR = 140000 NEW =

At this point, the user should type in 1000000<CR> which runs the tests until an error is detected. As the tests run, their results are displayed on the console. If an error is detected, a self-explanatory error message is displayed and the tests halt. To rerun the tests after an error occurs, the user should halt the system and type in:

@152010G<CR>

When the "period" prompt appears, the user can rerun the tests by typing in:

KXJ11-CA User's Guide PRELIMINARY 4/3/86 INSTALLATION

R KXJ008<CR>

To repeat the procedure described previously. If no errors are detected, testing can be terminated by pressing the ESCAPE key or by halting the system.

CHAPTER 3

ARCHITECTURE

3.1 INTRODUCTION

This chapter describes the architecture of the KXJll-CA and explains the operation of the various user-accessible portions of the KXJll-CA.

In the case of the on-board I/O devices (chips), more detailed information is found in the data sheets that accompany this documentation package. The chapter describes how the I/O devices operate on the KXJll-CA. This information may differ somewhat from that in the data sheets, since the data sheets describe the operations on a chip level, independent of application. The differences where they exist are noted.

J.2 KXJ11-CA BLOCK DIAGRAM

Figure x-x illustrates the major operational elements and data paths of the KXJ11-CA. The sections that follow describe the important characteristics of these components.




Figure x-x KXJ11-CA Block Diagram

3.2.1 J-11 Microprocessor

The J-11 microprocessor operates at 14.0 Mhz. It contains a full PDP-11 memory management unit (MMU) and executes the PDP-11 Extended Instruction Set (EIS). The processor also contains microdiagnostics as well as console ODT. Cache memory and the FPA (Floating Point Accelerator) are not included as part of the KXJ11-CA architecture. The start address is fixed at 173000 with the restart address at 173004. Status bits are used to determine the reason for a restart. J-11 power-up options 1 and 3 are selectable via jumper M17-M16.


3.2.2 RAM

Employing 256K x 1 dynamic RAM chips, a 512 KB x 18 bit array is provided for memory and parity storage. RAM may be accessed locally or may be configured as shared memory (accessible locally and from the Q-Bus) in quantities of 0 KB to 512 KB. Shared memory is assignable in 8 KB blocks on 8 KB address boundaries and if more than one block is configured they

e contigious. The memory is configured with the KXJCSRF and KXJCSRH gisters and is enabled by a bit in the KXJCSRJ register. KXJCSRF contains the starting Q-Bus address as well as the number of 8 KB blocks assigned to the shared memory. KXJCSRH contains the ending Q-Bus address assigned to the shared memory. Section x.x provides more details on shared memory and how to set it up.

3.2.3 Two Port Register (TPR) File

The Two Port Register (TPR) File is a 16 word set of registers that can be accessed either by the on-board J-11 microprecessor or by the Q-Bus. The TPR file is the primary means by which the Q-Bus arbiter controls and communicates with the KXJ11-CA. There are four groups of TPRs. TPRO through TPR3 is a communication channel between the KXJ11-CA native firmware and the arbiter. The other three groups, TPR4 through TPR7, TPR8 through TPR11, and TPR12 through TPR15 typically act as communication channels between the user's application and the arbiter. All TPRs reside in the GAP on-board gate array (DC7036B). The TPRs are enabled by a bit in the KXJCSRD register. If TPRs are disabled, all TPRs except TPR0 are read-only from the arbiter side and always read as zeros. Writes to any register except TPR0 will time out if the TPRs are disabled. Writes to TPRO with the TPRs disabled succeed but read a zero. This allows a write to TPR<14> to cause a hardware reset. Figure x-x illustrates the TPR file.



Two Port Register (TPR) File

3.2.3.1 TPRO -

NOTE

The description of TPRO that follows assumes that bit 6 of KXJCSRJ (NMI enabled) is set.

From the Q-Bus, TPRO can be interpreted or used in three different ways: as a KXJ11-CA control register, as a test register, or as a Q-Bus ODT gister.

KXJ11-CA User's Guide PRELIMINARY ARCHITECTURE

If bit 15 is cleared when TPRO is written from the Q-Bus, TPRO is interpreted as a control register. If bit 15 is set when TPRO is first accessed from the Q-Bus, TPRO is interpreted as a test register. After a "Start Q-Bus ODT" command is issued (i.e., when bit 3 is set while TPRO is used as a control register) TPRO is interpreted as a Q-Bus ODT command register until an "Exit Q-Bus ODT" or "Proceed" or "Start Program" command is issued (i.e., until bit 15, bit 4, or bit 3 is set). The sections that follow provide bit descriptions for all three interpretations of TPRO.

Bit 14 of TPRO is always used as a "hard reset" which when set from the Q-Bus causes a KXJ11-CA exception condition which is handled by the KXJ11-CA native firmware. A hardware or software reset or a Q-Bus ODT "Go" command disables non-maskable interrupts.

To avoid unpredictable results, the user should not alter the TPRs used to pass parameters while a command or test is executing. The bit descriptions in the sections that follow specify which TPRs are used to pass parameters for the various commands and tests.

After any command, test, or Q-Bus ODT operation is executed (with or without error), TPRO is cleared.

3.2.3.1.1 TPRO As A Control Register - If TPRO is used as a control register (Figure x-x), a set bit in TPRO<9:0> specifies a command. Only one command at a time can be specified. If any parameters accompany a command, they are passed via TPR2 and TPR3.




Figure x-x TPRO as a Control Register

Bits	Name	Description
15		Test/Control indicator - When set, TPRO is used as a test register. When cleared, TPRO is used as a control register.
14	HR ·	Hard reset - When set, a local power-up sequence occurs during the write portion

of the current Q-Bus cycle. The setting of this bit cancels any previously invoked operations. Setting this bit causes a hardware reset and is equivalent

to powering up the board regardless of whether or not the native firmware is installed or whether the TPRs or non-

maskable interrupts are enabled.

		moskable intellupes are enabled.
13:11		Not used (read/write)
10	WRU	What are you - When set, causes the firmware to write a value of 1 in TPR2, indicating that the board is a KXJ11-CA.
9		Not used (read/write)
8	DIS SHM	Disable shared memory - When set, disables shared memory. When set and when shared memory is already disabled, sets bit 15 of TPR1 to indicate a command error.
7	SHOW SHM	Show shared memory - When set, bits <22:13> of the starting address of shared memory is loaded into TPR2 bits <9:0>. The number of pages to be shared minus one is loaded into TPR3. When set and when shared memory is disabled, sets bit 15 of TPR1.
6	EN SHM	Enable shared memory - When set, enables shared memory. Loads bits <22:13> of the starting address of shared memory from TPR3 bits <9:0>. Bits <12:0> of the starting address are zeros. Loads the number of 8 KB blocks to be shared minus one from TPR2.
5	NOP	No operation - This bit is reserved for use by Digital Equipment Corporation. It currently has no effect on KXJ11-CA operation.
4	SHO CON	Show configuration - When set, loads the boot/selftest switch setting into TPR3<7:4>. Also writes TPR3<2:1> with the type of ROMs used on the board as summarized below:

TPR<2:1>

00

01

ROMs

8 K x 8

16 K x 8

		10 32 K x 8 11 Not used
3	ODT	Start Q-Bus ODT - When set, forces the KXJ11-CA into Q-Bus ODT mode. TPR0 is redefined (see Section x.x) until bit 15 (EXIT), bit 3 (GO), or bit 4 (PROCEED) is set.
2	RE INIT	Restart/Initialize - When set, forces the native firmware to perform its power-up sequence. If TPR3 contains an 8 (decimal), the boot/selftest switch setting is used to determine what operations to perform. If TPR3 contains 0 through 7 (decimal), that value is used instead of the boot/selftest switch setting. TPR3 values greater than 8 (decimal) are not valid.
1	DMA LOAD	DMA load - When set, starts a chain load of the DTC. TPR3 is used to pass a "segment tag" parameter and TPR2 is used to pass an "offset tag" parameter of a chain control table (see Section x.x). After the operation is complete, bit 14 of TPR1 is set and the contents of the DTC Status Register are written into TPR2.
0	TRAP	Trap - When set, causes a trap emulation. The trap vector is in TPR2 (which contains the PC) and TPR3 (which contains the PSW). The trap vector is assumed to be in kernel I space.

3.2.3.1.2 TPRO As A Test Register - If TPRO is used as a test register (Figure x-x), a set bit in TPRO<10:0> specifies a test. Only one test at a time can be specified. Test results are passed via TPR2 and TPR3 as described below. After a test is complete, TPRO is cleared. The user application should be reloaded after any of these tests are performed.




Figure x-x TPRO as a Test Register

Bits	Name	Description
15	TC I	Test/Control indicator - When set, TPRO is used as a test register. When cleared, TPRO is used as a control register.
14:11		Not used (read as zeros)
	TPR	TPR test - When set, performs read and write tests on the local side of the TPR file. TPR4 through TPR15 are zeroed upon completion of this test.
9	QIR	QIR test - When set, tests the Q-Bus interrupt mechanism. The address of the interrupt vector must be in TPR3 before this test is run.
8	DMA	DMA controller test - When set, tests the on-board DMA controller by performing DMA transfers between memory locations.
7	PIO	PIO test - When set, tests the parallel I/O port and its associated timers. A loopback connector must be installed on J4 before this test is run.
6	SLU2	SLU2 test - When set, tests the multiprotocol serial controller. Loopback connectors for J1 and J2 must be installed before this test is run. A one in TPR3 indicates SLU2 channel A is to be tested. A two in TPR3 indicates SLU2 channel B is to be tested. A zero in TPR3 indicates SLU2 channels A and B are to be tested.

5	SLU1	SLUl test - When set, tests the console serial line. A loopback connector must be installed on J3 before this test is run.
4	BEVENT	BEVENT test - When set, verifies that the line clock interrupt (BEVENT) can be enabled, asserted, and disabled. The interrupt associated with BEVENT is at priority level 6 with a vector of 100.
3	CPU	CPU test - When set, tests the on-board J-11 microprocessor.
2	ROM	ROM test - When set, performs a checksum test of the on-board ROM. TPR3 must be set to 1 if the user (P)ROM and the native firmware are to be tested or to zero if only the native firmware is to be tested.
1	RAM	RAM test - When set, performs a non- destructive test of all on-board RAM.
0	CSR	CSR test - When set, performs read tests on KXJCSRA through KXJCSRJ and the control/status registers for all

KXJ11-CA User's Guide PRELIMINARY 4/3/86

ARCHITECTURE

TPR2<10:0> indicate which test(s) if any have failed (see Figure x-x). A set bit indicates a failed test. Note the correspondence between TPR2<10:0> and the tests specified by TPR0<10:0> respectively. TPR2<15:11> are unused.

the other on-board I/O devices.




Figure x-x TPR2 as a Test Result Register
TPR3 provides detailed information about certain failed tests as summarized in Table x-x.

Table x-x TPR3 as a Test Result Register

Failed Test	TPR2 Bit Set	TPR3 Bit Set	Definition
CSR	0	0 1 2 3 4 5 6 7 8-15	Bus error at CSR address Bus error at QIR address Bus error at TPR address Bus error at SLU1 address Bus error at SLU2 address Bus error at SLU2 counter/timer address Bus error at PIO address Bus error at DMA controller address Undefined
BEVENT	4	0 1 2 3 4-15	ROM in vector space, can't run Clock interrupt not masked at level 6 Clock doesn't interrupt Can't shut it off Undefined
SLU1	5	0 1 2 3 4 5 6 7-15	ROM in vector space, interrupts not tested XMTR interrupt not masked at level 4 XMTR interrupt not received RCVR interrupt not masked at level 4 RCVR interrupt not received Recieved data incorrect No RCVR done, loopback open Undefined
SLU2	6	0 1 2 3 4 5 6-15	ROM in vector space, can't run SLU2 counter/timer 2 doesn't interrupt Asych mode, data transfer incomplete Synch mode, EOF-SDLC not received Synch mode, data transfer incomplete Synch/asynch mode, received data incorrect Undefined
PIO	7	0 1 2 3 4 5 6 7 8-15	ROM in vector space, can't run Reset state incorrect Timer didn't start Timer never stops Interrupt not masked at level 4 Interrupt not received Loop timeout, data transfer incomplete Received data incorrect Unused
DMA	8	0 1 2 3 4 5	ROM in vector space, interrupts not tested Q-Bus address undefined, access not tested Channel interrupt not received DMA channel hung (TC/EOP both cleared) DMA aborted (EOP = 1 = NXM) DMA data error

Bits

Name

6-15 Unused

3.2.3.1.3 TPRO As A Q-Bus ODT Register - TPRO is interpreted as shown in Figure x-x when the KXJ11-CA is in Q-Bus ODT mode. This interpretation of TPRO continues until bit 15 is set.




Figure x-x TPRO as a Q-Bus ODT Register

Description

15	EXIT	Exit ODT - When set, Q-Bus ODT mode is exited. The KXJ11-CA then awaits a command from the arbiter.
14:5		Not used (read/write)
4	PRO	Proceed - When set, the context of an interrupted program is restored and the execution of the program resumes at the address specified by the restored PC.
3	GO	Start program - When set, a restart operation is performed and the execution of the program begins at the PC address passed via TPR3. The system bus is initialized. A RESET instruction is executed to initialize the local I/O devices. The MMR0<15:13,0> and MMR3 registers are zeroed by Micro/ODT and are zeroed on this system when RESET is executed. The following registers are cleared PS, PIRQ, CPUERR, Memory System Error, and Floating Point Status. The system Memory Error Register (177744) is cleared by Micro/ODT but does not exist on the KXJ11-CA.

? DEP

Deposit - When set, the contents of TPR2 are loaded into the current open memory location or register.

1

OP EX REG

Open and examine register - When set, the register specified by TPR3 is opened and its contents are loaded into TPR2. The registers are encoded in TPR3 as follows:

Code	Register
000000	RO.
000001	Rl
000002	R2
000003	R3
000004	R4
000005	R5
000006	R6, SP
000007	R7, PC
000010	PSW

Any other code will set bit 15 of TPR1, indicating a command error.

0

OP EX MEM

Open and examine memory - When set, opens a memory location and deposits its contents in TPR2. The address of the memory location has 22 bits. The six most significant bits are obtained from the six least significant bits of TPR2. The lower 16 bits are obtained from TPR3.

3.2.3.2 TPR1 - TPR1 is used to record KXJ11-CA errors. This register is read-only from the Q-Bus but can be read or written by the on-board J-11.




Figure x-x TPR1

Bits	Name	Description
15	CMD ERR	Command error - Set when an error is detected during the execution of a command.
14	DMA ERR	DMA error - Set when the DTC aborts after a DMA LOAD command from TPR0 (bit 1) has been issued.
13:6		Not used (read/write)
5	FATAL ERR	Fatal error - Set when a fatal error is detected during auto selftest, Q-Bus controlled selftest, or the execution of a user program. The KXJ11-CA becomes unavailable and does not respond to any commands from the arbiter except the setting of TPRO bit 14 which causes a hardware reset.
4		Not used (read/write)
3	STK ERR	Stack error - Set when a red or yellow stack violation (see Chapter 1 of the J-11 User's Guide) occurs. In kernel mode, this is a fatal error.
2:0	STATE	State - Reflects the state of the KXJ11-CA:
		000 Zero State - KXJ11-CA not available. No commands should be sent from the Q-Bus.
		001 Power-up Auto Selftest - The KXJ11-CA is performing its auto selftests.
		010 Dedicated Test State - The boot/selftest switch is set to either 7 or 15. No commands should be sent from the Q-Bus.
		Oll Q-Bus ODT Mode - The KXJll-CA is participating in a Q-Bus ODT operation. Only Q-Bus ODT commands should be sent from the Q-Bus.
		100 Waiting For Command - The KXJll-CA is idle and waiting for a command from the arbiter.

- 101 Loading Application From TU58 The KXJ11-CA is loading (or
 attempting to load) a boot block
 from the TU58 connected to the
 console serial line.
- 110 Reserved This state is reserved for future use by Digital Equipment Corporation.
- 111 Executing User Application Code The KXJ11-CA is executing a user application program.

Note that STATE is indeterminate when J-11 console ODT is active.

- 3.2.3.3 TPR2 TPR2 is used to pass parameters required to execute commands. See the description of TPR0 (Section x.x) for the commands and parameters that involve TPR2. This register can be read or written by both the Q-Bus and the on-board J-11.
- 3.2.3.4 TPR3 TPR3 is used to pass parameters required to execute commands or perform tests. Refer to Sections x.x.x and x.x.x for the commands, tests, and parameters that involve TPR3. Upon hardware reset, TPR3 has the following format:

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	1
0	0	0	0	0	0	0	0		ВО	OT L	' 1	0	0	0	0	

Figure x-x TPR3 Format During Hardware Reset

Description

Not used (read as zeros)

Boot/selftest switch - Reflect the encoded switch position of the

ARCHITECTURE

boot/selftest switch.

3:0

Not used (read as zeros)

This register can be read or written by both the Q-Bus and the on-board J-11.

3.2.3.5 TPR4 Through TPR15 - If the TPRs are enabled and the appropriate enable bit in KXJCSRD is set, registers TPR4 through TPR15 are used by the user's application to pass status and control information between the Q-Bus arbiter and the KXJ11-CA. All the TPRs may be read or written by the on-board J-11. From the Q-Bus, however, TPR1, TPR5, and TPR9 are read-only and the other TPRs are read/write.

Writes to TPR4, TPR8, and TPR12 from the Q-bus cause maskable level 5 interrupts. The vectors associated with these interrupts are 120, 124, and 134, respectively. The status of the enables and the interrupt requests are contained in the KXJCSRD register.

3.2.4 CPU ID Switch

A hex encoded ID switch is used to select the standalone or the IOP mode of operation. ID numbers range from 0 through 15, with 0 and 1 signifying standalone operation and 2 through 15 signifying system usage of the Q-Bus. The ID switch code can be read via KXJCSRC. There are two jumpers (M3-M4 and M5-M6) that correspond with the address width (16-, 18-, or 22-bit) of the Q-Bus backplane being used. These jumpers determine the size of the memory decode required for shared memory.

3.2.5 DMA Controller

A 16-bit DMA controller is addressable by the local processor as an I/O device. The DMA controller has two independent channels and can perform transfers between any local 22-bit address and any 16-, 18-, or 22-bit Q-Bus bus address. Transfers can also be performed between any two local 22-bit addresses or any two Q-Bus addresses. Word, high byte, and low byte operations are supported locally. Only word operations are supported across the Q-Bus interface. Either the source or the destination may have incrementing, decrementing, or fixed addresses. Words may be compared with a mask register as they flow through or as they are read. DMA operations can be interleaved with the local processor and the other channel, or may occur in various burst sizes. Channel 0 or channel 1 can service hardware requests from SLU2 or the PIO, or can be invoked by software commands after certain mask control bits are cleared.

2.2.6 Wake-up Circuit

The wake-up circuit provides automatic generation of the INIT signal on the J-11 to initialize the LOCAL system (i.e., the KXJ11-CA board only). The wake-up circuit does not support power down sequencing and assumes that +5V and +12V rise together. Q-Bus signals BDCOK and BPOK are used to synchronize the Q-Bus with the LOCAL system bus. With Vcc rising in approximately 30 - 40 ms, power-up occurs in approximately 400 ms for standalone mode and 550 ms for non-standalone mode.

3.2.7 PROM And Firmware Control

The operation of the KXJ11-CA is controlled by firmware that resides in two 8K x 8 PROMS (Intel 2764 or equivalent). The firmware occupies 8 KB of PROM space. The other 8 KB of PROM space is available for the user's application program (see Figure x-x). Note that PROM data at addresses 2140000 through 2177777 also appears at other addresses. As shown in the figure, the address space from 2140000 - 2177777 is duplicated three times for the 8K x 8 PROMs.

If the user wants to put his application in PROM, he will need a PROM programmer and a program called DECPROM or its equivalent. Using these items, the user blasts new PROMs which contain: (1) a copy of the firmware and (2) the application. The procedure for doing this is explained in Section X.X.




Figure x-x PROM Space Allocation - 8K x 8 PROMs

The KXJ11-CA can also accommodate two 16K x 8 (Intel 27128 or equivalent) or two 32K x 8 (Intel 27256 or equivalent) PROMs if the user needs more than 8 KB of PROM for his application. Figure x-x shows how address space is allocated for the 16K x 8 PROMs. The data at addresses 2100000 through 2177777 is duplicated once. Figure x-x shows the address space allocation for the 32K x 8 PROMs. There is no duplication of address space when using the 32K x 8 PROMs. The firmware always occupies 8 KB of space.




Figure x-x PROM Space Allocation - 16K x 8 PROMs




Figure x-x PROM Space Allocation - 32K x 8 PROMs

3.2.7.1 Native Firmware Vs. User-Designed Firmware - The KXJll-CA is shipped with firmware that is referred to as "native firmware". Native firmware provides the KXJll-CA with the functions described in the sections that follow. The handling of Q-Bus exceptions, interrupts, and resets are all functions which involve the native firmware.

The user, however, may wish to design his own firmware. User-designed firmware should have an entry point at physical location 173004. An entry point in firmware for location 173000 should also be provided for power-up handling.

3.2.8 KXJ11-CA Control And Status Registers


The KXJll-CA has eight registers which are used to monitor and control the overall operation of the board. These are the KXJll Control and Status Registers and are described in the sections that follow. All the KXJll Control/Status Registers are contained in the on-board gate arrays.

ARCHITECTURE

3.2.8.1 KXJ11 Control/Status Register A (KXJCSRA) - Control/Status Register A (Figure x-x) is used to monitor and control SLU2 and the real time clock (RTC). This register is cleared upon hardware reset.

Figure x-x KXJll Control/Status Register A

ADDRESS: 17777520



KXJ11-CA User's Guide PRELIMINARY 4/3/86 ARCHITECTURE

Bits	Name	Description
15:8		Not used (read as ones)
7	CNT IE	Programmable counter interrupt enable - When set, interrupts from programmable timer/counter 2 are enabled. When cleared, these interrupts are inhibited.
6	RTC IE	Real time clock interrupt enable - When set, interrupts from the on-board line-time clock (LTC) are enabled. When cleared, these interrupts are disabled.
5		Not used (read/write)
4	TERM IN SER	Terminal in service - For use with modems. When set, Terminal In Service (IS) is asserted and incoming calls can be connected. When cleared, IS is not asserted.
3	TT108/2	Modem connected - For use with modems. When set, Terminal Ready (TR) is asserted. When cleared, TR is not asserted.
2	SYNCM A	Clock select channel A - When set, SLU2 channel A receives its clock from the on-board baud rate generator. When cleared, channel A receives its clock from an external source.
1	SLU2BR EN	Party line enable - Used when the KXJ11-CA is configured for party line operation. When set, SLU2 channel B can not receive party line data. When cleared, party line data reception for channel B is enabled.
0	SYNCM B	Clock select channel B - When set, SLU2 channel B receives its clock from the on-board baud rate generator. When cleared, channel B receives its clock from an external source.

^{3.2.8.2} KXJ11 Control/Status Register B (KXJCSRB) - Control/Status Register B (Figure x-x) is used to monitor the state of the boot/selftest switch, the base address jumper, the bus size jumpers, and the SLU2 modem test function. The register is read-only with the exception of bits <7:4> lch are read/write.

ADDRESS: 17777522

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	0	0		BS	T ST	l l		BL SI	ZE	
L			<u> </u>	L	<u> </u>	ļ									
												BAS	E		
-0.4	,													7	T142

Figure x-x KXJ11 Control/Status Register B

	rigure x x idea	•
Bits	Name	Description
15:8		Not used (read as zeros)
7:4	BST	Boot/selftest switch - Contains the encoded value of the boot/selftest switch position (see Section x.x for a description of the boot/selftest switch). 0000 corresponds to switch position 0, 0001 corresponds to switch position 1, and so on. These bits are read/write. BST is loaded with the encoded value of the boot/selftest switch on hardware reset and can be changed by the user's software. The user should exercise caution when writing BST since it changes the configuration of the board.
3	BASE	Base address jumper - When set, indicates that the Q-Bus base address jumper is installed (see Section x.2.3). This bit is loaded upon hardware reset and cannot be changed by software.
2:1	BUS SIZE	Bus size jumpers - Indicates the Q-Bus size jumper settings (see section x.2.2). This bit is loaded upon hardware reset and cannot be changed by software.
		BUS SIZE Address Bits Used 00 22 01 16 10 18 11 Reserved
0	TT142	Modem test - When set, indicates that the modem connected to SLU2 channel A is in test mode. When cleared, indicates that the modem is not in test mode. Cleared upon hardware reset.

? 2.8.3 KXJll Control/Status Register C (KXJCSRC) - KXJll Control/Status . ister C (Figure x-x) contains information on the state of the CPU ID switch and the state of the on-board LEDs.

ADDRESS: 17777524

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0	0	0	0	0		! !	þ	ı 		. LE	D L	

Figure x-x KXJ11 Control/Status Register C

Bits	Name	Description
15:8		Not used (read as zeros)
7:4	ID	CPU ID switch - Contains the encoded value of the CPU ID switch position. 0000 corresponds to switch position 0, 0001 corresponds to switch position 1, and so on. These bits are read-only. These bits are loaded upon hardware reset and cannot be changed by software.
.	LED	LED state - Each bit determines the state of one of the four on-board LEDs. LEDs 4 through 1 correspond to bits <3:0>, respectively. If a bit is set, the LED is ON. If a bit is cleared, the LED is OFF. These bits are read to determine the state of the LEDs or are written to set the LEDs. These bits are set to ones upon hardware reset.

3.2.8.4 KXJll Control/Status Register D (KXJCSRD) - KXJll Control/Status Register D monitors and controls the QIR, the TPRs, and the Q-Bus reset/interrupt mechanism. This register is cleared upon reset. Access is ADDRESS: 17777530 read/write.




Figure x-x KXJll Control/Status Register D

Bits	Name	Description
15	PWRFL	Power fail - When set, the Q-Bus has deasserted BPOK, indicating a power failure. When clear, indicates that BPOK is asserted.
14	QIR REQ	QIR request - When set, indicates that the QIR has been written and that a Q-Bus interrupt is pending Clearing QIR REQ after it has been set clears the pending request to the Q-Bus. The deassertion of the Q-Bus signal BIAKI clears QIR REQ. This bit cannot be set by the user. QIR REQ has no meaning if the KXJ11-CA is operating in standalone mode.
13	IQIR IE	QIR interrupt enable for J-11 - When set, the on-board J-11 receives a lével 5 interrupt request for vector 130 when any of the following occur:
		 When BIAKI is asserted as part of the Q-Bus interrupt handling sequence.
		 When bit 14 (QIR REQ) is set and then cleared before the Q-Bus interrupt has been serviced.
		 When BINIT is asserted before the Q-Bus interrupt has been serviced.
		If IQIR IE is set, the arbiter causes a local level 5 interrupt when it acknowledges a QIR interrupt.
12	BQIR EN	QIR interrupt enable for Q-Bus master - When set, enables the Q-Bus master to participate in Q-Bus interrupt handling. When BQIR EN is set, the Q-Bus master receives a level 4 interrupt request for the vector in the QIR register when the J-11 writes the vector. When cleared, Q-Bus interrupt requests are blocked from reaching the Q-Bus master.
11	QB RESET	Q-Bus reset - Set when bit 10 (QB RESET IE) is set and bit 6 KXJCSRJ (NMI EN) is set and BINIT is asserted. When this bit is set, an exception condition exists

which is firmware	handled	рĀ	the	KXJ11-CA	native
C Description					

10 QB RESET IE Q-Bus reset interrupt enable - When set, enables the KXJ11-CA to detect the assertion of the Q-Bus signal BINIT. When set and when BINIT is asserted, bit 11 (QB RESET) is set. When cleared, the KXJ11-CA is prevented from responding to the assertion of BINIT. 9 BHALT Bus halt - Set when bit 8 (BHALT IE) is set and bit 6 KXJCSRJ (NMI EN) is set and BHALT is asserted. When this bit is set, an exception condition exists which is handled by the KXJ11-CA native firmware.

> Bus halt interrupt enable - When set, enables the KXJ11-CA to detect the assertion of the Q-Bus signal BHALT. When set and when BHALT is asserted, bit 9 (BHALT) is set. When cleared, the KXJ11-CA is prevented from responding to the assertion of BHALT.

TPR restart request - Set by a Q-Bus write to TPRO when KXJCSRJ bit 6 (NMI EN) is set. This indicates an exception which is handled by the KXJ11-CA native firmware. The user can not set this bit directly. Once TPR RQST is set, subsequent writes to TPRO do not cause more exceptions. Cleared by the KXJ11-CA native firmware when the command has completed execution.

TPR enable - When set, allows the contents of the TPR file to be accessed from the Q-Bus. When cleared, forces the Q-Bus to read zeros from the TPR file (writes will time out). All the TPRs except TPRO are enabled and disabled by this bit. TPRO is always accessible from the Q-Bus.

TPR interrupt enables - Each bit when set enables a level 5 interrupt request to occur when a particular TPR is written. IE<134> controls interrupt requests from TPR12 for vector 134. IE<124> controls interrupt requests from TPR8 for vector 124. IE<120> controls interrupt requests from TPR4

8 BHALT IE

TPR RQST

6 TPR EN

5:3

IE<134> IE<124> IE<120> for vector 120. When a bit is cleared, the corresponding interrupt request is blocked.

2:0 RQ<134> RQ<124> RQ<120>

TPR request flags - Each bit when set indicates that a particular TPR has been written. RQ<134>, RQ<124>, and RQ<120> corresponds to TPR12, TPR8, and TPR4 respectively. If the corresponding IE<134>, IE<124>, or IE<120> bit is also set, a level 5 interrupt occurs when the TPR is written.

...

- 3.2.8.5 KXJ11 Control/Status Register E (KXJCSRE) Control/status register E is a dummy register provided for software compatibility with the corresponding reserved register on the KXT11-CA. This register can be read and written, but writes to it do not affect KXJ11-CA operation and reads always produce zeros. The address of KXJCSRE is 17777526.
- 3.2.8.6 KXJll Control/Status Register F (KXJCSRF) KXJll Control/Status Register F defines the lower limit of the shared memory space accessible to the Q-Bus. The upper limit is defined by KXJll Control/Status Register H (see Section x.x). This register is initialized to a value of 177600 upon power-up.

ADDRESS: 17777534

15	14				10								
		I L	ST	A AD	0		0	0	0	0	0	0	0

Figure x-x KXJll Control/Status Register F

Bits	Name	Description
15:7	STA ADD	Starting address - Contains the most significant nine bits of a Q-Bus starting address. The starting address defines the
	**************************************	beginning of the shared memory space on this board that is accessible to the Q-Bus. STA ADD corresponds to BDAL<21:13> at address time. These bits are read/write and are unaffected by a hardware reset.
6:0		Not used (read as zeros)

3.2.8.7 KXJll Control/Status Register H (KXJCSRH) - KXJll Control/Status Register H defines the upper limit of the shared memory space accessible to the Q-Bus. The register also contains the number of blocks in this memory space. The lower limit is defined by KXJ11 Control/Status Register F (see Section x.x). This register is initialized to a value of 177777 upon power-up.

ADDRESS: 17777536

15 14 13	12 11	10	09	80	07	06	05	04	03	02	01	00
	END A	ρD			1		1		NUM	BLK		

Figure x-x KXJll Control/Status Register H

KXJ11-CA User's Guide PRELIMINARY 4/3/86 ARCHITECTURE

Bits Name Descr	iption
-----------------	--------

15:7 END ADD Ending address - Contains the nine most significant bits of a Q-Bus ending address for this board's shared memory. The ending address is defined as the first address of the last 8K block of Q-Bus accessible shared memory (see Section x.x for an example of the use of END ADD). The KXJ11-CA compares END ADD with addresses on the Q-Bus to determine which Q-Bus addresses refer to this board's shared memory. END ADD corresponds to BDAL<21:13> at address time. These bits are read/write and are unaffected by a hardware reset.

Not used (read/write)


5:0 NUM BLK

6

Number of blocks - Contains a value that represents the number of 8 KB blocks in the shared memory space accessible to the Q-Bus. This value is derived from the starting address of the Q-Bus shared memory and the number of blocks to be shared (see Section x.x). Since the shared memory is 512 KB, up to 64 8 KB blocks can be specified. These bits are read/write and are unaffected by a hardware reset.

3.2.8.8 KXJ11 Control/Status Register J (KXJCSRJ) - KXJ11 Control/Status Register J (KXJCSRJ) enables and disables the non-maskable interrupts (power fail, BINIT, BHALT, and TPRO writes). KXJCSRJ also indicates whether timeouts for DMA or bus-locked operations have occurred. KXJCSRJ determines whether the baud rate for SLUl is under software control and determines whether shared memory can be accessed from the Q-Bus. KXJCSRJ also specifies parity characteristics for the on-board RAM. This register is read/write and is cleared upon hardware or software reset.

ADDRESS: 17777540



Bits	Name	Description
15:8		Not used (read as zeros)
7		Not used (read/write)
6	NMI EN	Non-maskable interrupt enable - When written with a 1, enables recognition of interrupts from the following sources: power failures, the assertion of BINIT or BHALT, and interrupts which result from writing TPRO. When written with a 0, disables recognition of the interrupts from the sources listed previously.
	SACK TOUT	SACK timeout - Set if a DMA request to the Q-Bus is not granted in the alotted time (approximately 140 us). Writing a 1 has no effect on this bit. This bit must be explicitly cleared by writing a zero.
4	LOCK TOUT	Lock timeout - Set when a bus locked instruction (WRTLCK, TSTSET, or ASRB) is executing locally and access to the Q-Bus cannot be obtained in the alotted time (approximately 140 us). Writing a l has no effect on this bit. This bit must be explicitly cleared by writing a zero.
3	BAUD RATE	Baud rate - When set, the baud rate for SLU1 is under software control according to the value written to PB in the Console Transmitter Status Register (XCSR). When cleared, the baud rate is determined by the SLU1 baud rate jumpers.
2	QB ENB	Q-Bus enable - When set, enables the Q-Bus to access the KXJ11-CA shared memory that has been allocated to it. When cleared, prevents Q-Bus access to the shared memory.
1	WR PAR	Write parity - When set, generates wrong parity on writes to the on-board RAM.
0	PAR ENB	Parity enable - When set, enables parity errors to be detected. If a parity error is detected, a non-maskable parity interrupt occurs with an associated vector

of 114. When cleared, parity errors are ignored.

3.2.9 Q-Bus Interrupt Register (QIR)

The Q-Bus Interrupt Register (QIR) is used by the KXJ11-CA to interrupt the arbiter. When the KXJ11-CA initiates a Q-Bus interrupt, it loads an interrupt vector into the Q-Bus Interrupt Register. This causes bit 14 in KXJ11-CA Control/Status Register D (see Section x.x.x) to be set. It then asserts BIRQ4 on the Q-Bus if bit 12 (BQIR EN) of Control/Status Register D is set. The KXJ11-CA drives the contents of the QIR register on the Q-Bus if it receives BIAKI and bit 12 of Control/Status Register D is set. The receipt of BIAKI clears bit 14 in KXJCSRD. This register is write-only and is initialized to a value of 177777 upon power-up.

ADDRESS: 17777532

											01	
0	0	0	0	0	0		l. 1	VEC		! !	0	0

Figure x-x Q-Bus Interrupt Register (QIR)

Bits	Name	Description
15:10		Must be zero
9:2	VEC	Vector - Contains the interrupt vector used to service the KXJll-CA's interrupt to the Q-Bus. These bits are not affected by a hardware reset.
1:0		Must be zero

3.2.10 Maintenance Register

The Maintenance Register (Figure x-x) indicates which halt and power-up options were selected by the user. It also indicates the status of the Q-Bus signal BPOK. This register is read-only and is unaffected by a hardware reset.

ADDRESS: 17777750




Figure x-x Maintenance Register

Bits	Name	Description
15:8		Is 11110110
7:4		Is 0011, indicating the CPU code for the RXJ11-CA.
3	HLT	Halt - When set, indicates that M15 and M16 are not jumpered together. When cleared, indicates that M15 and M16 are jumpered together. The M15 - M16 jumper determines what action the KXJ11-CA will take if a HALT instruction is executed in kernel mode (see Section x.x.x).
2	PUP MODE	Power-up mode - When set, indicates that M16 and M17 are not jumpered together. When cleared, indicates that M16 and M17 are jumpered together. The M16 - M17 jumper determines what action the KXJ11-CA will take when the board is powered up or reset (see Section x.x.x).
1		Must be 1
0	BPOK	BPOK status - Set when the Q-Bus signal BPOK is asserted.

3.2.11 Program Interrupt Request (PIRQ) Register

The Program Interrupt Request (PIRQ) Register provides seven levels of software interrupt capability for the on board J-11 microprocessor. An iterrupt is queued by setting one of bits <15:9>, which correspond to interrupt priority levels 7 through 1 (respectively). Bits <7:5> and <3:1>

KXJ11-CA User's Guide PRELIMINARY ARCHITECTURE

4/3/86

are set by the on board J-11 to the encoded value of the highest pending request. When the interrupt request is granted, the J-11 traps through location 240 in kernel I space. The user's interrupt service routine must clear the appropriate PIRQ bit before exiting. The format of the PIRQ is shown in Figure x-x:




Figure x-x PIRQ Register Bits <15:9> can be read or written. Bits <7:5> and <3:1> are read-only. The other bits are read as zeros.

3.2.12 CPU Error Register

The CPU Error Register (Figure x-x) identifies the source of a trap through location 4. Refer to the J-11 User's Guide for details on the handling of the traps. This register is read/write.

ADDRESS: 17777766




Figure x-x CPU Error Register

Bits	Name	Description
15:8		Not used (read as zeros)
7	ILL HLT	Illegal halt - Set when execution of a HALT instruction is attempted in user

·		or supervisor mode, or in kernel mode when M15 and M16 are jumpered together.
6	ADD ERR	Address error - Set when a word access is made to an odd byte address, or when an instruction fetch from a J-11 internal register is attempted.
5	NXM	Non-existent memory - Set when reference is made to a non-existent memory address.
4	I/O TOT	I/O bus timeout - Set when reference is made to a non-existent I/O page address.
3	YEL STA	Yellow stack violation - Set when a yellow zone stack overflow occurs.
2	RED STA	Red stack trap - Set when a red stack trap occurs.
1:0		Unused (read as zeros)

3.2.13 Processor Status Word (PSW)

he Processor Status Word (Figure x-x) contains: the current and previous operational modes, the J-ll general-purpose register set being used, the current priority level, condition codes, and the trace trap bit. All bits in this register are read/write except bits <10:9> which are read-only (and not used).

ADDRESS: 17777776

15	14	13	12	11	10	09_	08	07	06	05	04	03	02	01	00
	CM	P	M	RS	0	0	0		PRI	l	Т	N	Z	٧	С

Figure x-x Processor Status Word (PSW)

Bits	Name	Description
15:14	CM	Current mode - Displays the current operational mode:

CM Mode

KXJ11-CA	User's	Guide	PRELIMINARY	4/3/86
ARCHITECT	TURE			

		00 Kernel 01 Supervisor 10 Illegal 11 User
13:12	PM ,	Previous mode - Displays the previous operational mode using the same encoding as for CM.
11	RS	Register set - When set, R0' through R5' (set 1) of the J-11 general-purpose registers is used. When cleared, R0 through R5 (set 0) is used.
10:8		Not used (read as zeros)
7:5	PRI	Priority - Determines the hardware interrupt priority level:
		PRI Priority Level 111 7 110 6 101 5 100 4 011 3 010 2 001 1 000 0
4	т	Trace trap - When set, causes a trap to location 14 at the end of the current instruction. When cleared, disables the trace trap function.
3	N	N bit - Set if the result of the previous instruction was negative.
2	z	Z bit - Set if the result of the previous instruction was zero.
1	v	V bit - Set if the previous instruction- resulted in an arithmetic overflow.
0	С	C bit - Set if the previous instruction resulted in a carry of its most significant bit.

3.2.14 Console Asynchronous Serial I/O

The console asynchronous serial line interface (based on the DLART chip) provides program or jumper selectable baud rates (300 to 38.4K baud),

eal-time clock outputs (800 Hz, 60 Hz, and 50 Hz), 8 data bits, no parity, one stop bit, break detection which causes the J-11 to enter ODT if the BREAK enable jumper (M12-M13) is installed. A break detect bit appears in the RBUF of a UART during the time a BREAK condition exists on the line. Also featured are RS422/RS423/RS232-C EIA interfaces, 10-pin interface connector, optional EIA to 20ma conversion utilizing the DLV11-KA. There is no reader run pulse generation, or 110 baud rate input.

3.2.15 Synchronous/Asynchronous Serial I/O

A two-channel multiprotocol serial communications controller (uPD7201) supports asynchronous, character-oriented synchronous, and bit-oriented synchronous protocols, programmable character size, parity, CRC generation and checking, BREAK detect, framing error detection, automatic detection and generation of SYNC characters, auto hunt, and external or internal programmable baud rates from 110 to 76.8K baud. The primary channel (SLU2 channel A) is provided with type SR (send-receive) RS449(CCITT) electrical interface and modem control lines. The secondary channel (SLU2 channel B) is a synchronous/asynchronous secondary channel with type DT (data and timing only) RS449(CCITT) electrical interface. In addition this second channel can be operated in a 16 node party-line configuration.

.2.16 Parallel I/O

Twenty programmable parallel I/O lines are provided, with programmable direction control of IEEE-488 electrical standard compliant input buffers and either passive pull-up drivers or TTL compatible drivers. There are three parallel I/O ports; two 8-bit data ports and one 4-bit control port. Features include three interrupt requests and handshake control for either polled, interrupt conditional control, three-wire, or bidirectional operation. Three programmable 16-bit timers are provided with either internal control and interrupt or external buffered control lines.

3.2.17 -12V Charge Pump

Local serial I/O drivers and receivers require a negative 12V bias. This is provided by an on board charge pump operating at 614.4 KHz. The charge pump is zener diode regulated.

3.3 Q-BUS INTERFACE

The Q-Bus interface can be considered from two perspectives; from the perspective of the Q-Bus and from the perspective of the local KXJ11-CA bus. There are two distinct portions to the KXJ11-CA that may be fartitioned in any way the user sees fit. The I/O page addressable TPR .le's address is determined by the base address and the CPU ID switch

setting while the addresses in shared memory can be defined as the user wishes. From the Q-Bus, the KXJ11-CA looks like a 16 word I/O page addressable register file that may be logically partitioned into a transmit status and command section and a receive command and status section. The file is intended to provide a control communication path. The Q-Bus master can read and write from/to any of three defined command registers and read status from any of three associated read only status registers. All other file words may be written or read. TPR4, TPR8, and TPR12 when written from the Q-Bus, can either flag the J-11 through KXJCSRD or interrupt the J-11 with unique level five interrupts. In addition, when the first file word is written a nonmaskable J-11 restart trap is generated. This is intended to be a priority command channel.

The Q-Bus sends messages or asks for status thru the TPR file. can respond either by directly reading or writing the file or by invoking the data path controller (DTC) to move data across the bus interface and signal the arbiter when done. The local processor can signal the Q-Bus arbiter at will by writing into its Q-Bus interrupt register (QIR) to generate a level 4 interrupt to the Q-Bus arbiter, or for polled operations by writing into the two port register.

The KXJ11-CA DMA controller can address any portion of the Q-Bus 22-bitaddress space. Shared memory is visible from the local bus as a contigious physical memory with an address range of 00000000 - 01777777 (512 KB). All 512 KB can be shared. The addressing from the Q-Bus is determined by the host and stored in two internal registers, KXJCSRF and KXJCSRH. registers contain the starting address (KXJCSRF) and a value for the number of blocks and the ending address (KXJCSRH). Shared memory is enabled and disabled by KXJCSRJ. The locally mapped Q-Bus memory may be allocated in 8 KB contigious increments in any non I/O address range. The range selected must also be on 8 KB boundaries which allows a user a total of sixty-four 8 KB pages. The shared memory area is located at the top of local RAM.

3.4 TWO-PORT REGISTERS AND COMMUNICATION WITH THE ARBITER

<TPR register descriptions go here>

3.5 KXJ11-CA INTERRUPTS

There are three general categories of interrupts which involve the KXJ11-CA: interrupts from the Q-Bus to the KXJ11-CA, interrupts from the KXJ11-CA to the Q-Bus, and local interrupts by on-board KXJ11-CA I/O devices. This section describes the KXJ11-CA's role in each type of interrupt. Special interrupt handling by the firmware is discussed in Section x.x.

.5.1 Interrupts From The Q-Bus To The KXJ11-CA

A Q-Bus device can interrupt the KXJll-CA by writing TPR4, TRP8, or TPR12. If the TPRs and the TPR interrupts are enabled (as determined by bits 6:3 of KXJCSRD), a write to any of these three registers from the Q-Bus causes a level 5 interrupt. The vectors associated with the interrupts are located at logical addresses 120, 124, and 134 respectively in kernel I space. The sequence of events during a Q-Bus interrupt is illustrated in Figure x-x.

Q-Bus Device or Arbiter

KXJ11-CA

Writes TPR4, TPR8, or TPR12

If TPRs and TPR interrupts are enabled, handles a level 5 interrupt with the following vector:

TPR Vector TPR4 120 TPR8 124 TPR12 134

Figure x-x Interrupts from the Q-Bus to the KXJ11-CA

3.5.2 Interrupts From The KXJll-CA To The Q-Bus

The KXJ11-CA can interrupt devices on the Q-Bus (including the arbiter) via a register in the on-board GAP gate array (DC7037B) called the QIR or Q-Bus Interrupt Register. The format of the QIR is described in Section x.x.

In order for the KXJll-CA to interrupt the Q-Bus via the QIR, bit 12 of KXJCSRD (BQIREN) must first be set. If this bit is cleared, interrupts from the KXJll-CA cannot be posted.

If KXJCSRD bit 12 is set, a write to the QIR sets KXJCSRD bit 14 (QIRRQ) and causes the Q-Bus signal BIRQ4 to be asserted, generating a level 4 interrupt on the Q-Bus. At some later time, a Q-Bus device (or arbiter) asserts the signal BIAKI to acknowledge the interrupt and reads the contents of the QIR for the appropriate vector.

The assertion of BIAKI (acknowledgement of interrupt) clears KXJCSRD bit 14 and if bit 13 is set posts a level 5 local interrupt request with a vector of 130. The user must ensure that there is a vector at 130 that points to a routine that handles the interrupt. The routine handles the interrupt and the operation is complete. Figure x-x summarizes the sequence of events.

Q-Bus Device or Arbiter

KXJ11-CA

Writes QIR with vector when KXJCSRD<12> is set Sets KXJCSRD<14>

Asserts BIRQ4

Asserts BIAKI * Reads QIR

> Handles a local level 3 interrupt with a vector of 130

Figure x-x Interrupts from the KXJ11-CA to the Q-Bus

3.5.3 Local Interrupts From On-Board Devices

The KXJ11-CA on-board devices that can post local interrupts to the on-board J-11 include: the data transfer controller (DTC), the parallel I/O port (PIO), the console serial line (SLU1), the multiprotocol serial controller (SLU2), the SLU2 counter/timer, the real-time clock (RTC), TPR4, TPR8, TPR12, and the QIR.

Interrupts from local devices are all handled in the same general way:

- The local device posts an interrupt to the on-board J-ll via the J-11's IRQ lines,
- The J-11 performs an interrupt acknowledge cycle and reads a vector which points to an interrupt service routine,
- 3. The routine handles the interrupt, and
- 4. Operation resumes.

The DTC and the PIO share a common interrupt request line. The DTC has the higher priority of the two devices (these two devices are daisy-chained) and allows the PIO to acknowledge an interrupt only if there are no DTC interrupts pending.

Table x-x is a summary of all the interrupts handled locally by the KXJ11-CA, their relative priorities, and the vectors associated with each. Within a priority level, the interrupt with highest priority is listed first.

Table x-x Summary of KXJ11-CA Local Interrupts

Priority	Vector(s)	Interrupt Type
Programmable	240	PIRQ
6	100	Real-Time Clock
6	104	SLU2 Counter/Timer
5	120	Interrupt from Q-Bus

KXJ11-CA User's Guide PRELIMINARY 4/3/86 ARCHITECTURE

5	124	Interrupt from Q-Bus
5	130	Interrupt to Q-Bus (via QIR)
5	134	Interrupt from Q-Bus
4	224,230*	DTC Interrupt
4	200,204,210*	PIO/PIO Timer Interrupt
4	60	Console (SLU1) Receiver
4	64	Console (SLU1) Transmitter
4	~ 70	MPSC (SLU2) Communication

^{*}Default values. May be changed by the user.

The vectors for DTC interrupts and PIO interrupts shown in Table x-x are the defaults set by the native firmware. These vectors are programmable.

3.6 SPECIAL INTERRUPT HANDLING

The KXJll-CA native firmware is designed to handle four types of special interrupts. A special interrupt occurs when the exception enable bit (KXJCSRJ bit 6) is set and:

- 1. A command is issued (TPRO is written), or
- 2. A power fail occurs (BPOK is deasserted), or
- 3. A Q-Bus halt occurs (BHALT is asserted) and the corresponding enable bit (KXJCSRD bit 8) is set, or
- 4. A Q-Bus initialization is performed (BINIT is asserted) and the corresponding enable bit (KXJCSRD bit 10) is set.

During an special interrupt, the KXJll-CA forces the PC to 173004, the PSW to 340, clears bit 6 of KXJCSRJ (NMI EN), and begins to execute code. Typically, the KXJll-CA firmware handles the special interrupt. If the user has his own code for special interrupt handling, he should make sure that the entry point for this code is at physical location 173004. The firmware handles a special interrupt as follows:

- 1. TPR1 bit 1 selects either user code or firmware to handle the exception. If TPR1 bit 1 = 1, control is passed to user code via locations 24 and 26 and user code handles the exception. If TPR1 bit 1 = 0, control is retained by the KXJ11-CA firmware which handles the exception. The steps that follow assume the KXJ11-CA firmware handles the exception.
- The cause of the exception is determined according to the contents of KXJCSRD.
- 3. If the exception is caused by a power failure, the firmware traps through locations 24 and 26 and handles it.

- 4. If the exception is caused by the assertion of BHALT,
- If the exception is caused by the assertion of BINIT, a RESET instruction is executed. The firmware then jumps to location 173000 which is the power-up ("cold") restart location.
- 6. If the exception is caused by the issuance of a command, the firmware determines which command it is by looking at TPRO and then executes the command. The arbiter may need to load command parameters into TPR2 and TPR3 before it issues the command.
- After the exception is handled, the firmware sets the restart enable bit (bit 6 of KXJCSRJ) to allow other exceptions to be handled if need be.

3.7 KXJ11-CA RESETS

There are two ways in which the KXJll-CA can be reset or reinitialized:

- By executing a RESET instruction. This is called a software reset.
- By the assertion of the local power-up signal PUP. This is called a hardware reset.

The sections that follow explain the causes and effects of the two types of resets.

3.7.1 Software Reset

Component

When a RESET instruction is executed by the on-board J-11, the various components of the KXJ11-CA are affected as summarized in Table x-x.

Table x-x KXJ11-CA Software Reset

Effect

The DLART input INIT is asserted, which SLU1 (DLART) clears interrupt enables and clears bits 2 and 0 of the SLU's XCSR. Refer to the

DLART Data Sheet for details of DLART

behavior when INIT is asserted.

The PIO inputs ZDS and ZAS are asserted PIO which resets the PIO. Refer to the PIO Data Sheet for details of PIO behavior when ZDS and ZAS are asserted.

DTC The DTC inputs ZDS and ZAS are asserted

which resets the DTC. Refer to the DTC Data Sheet for details of DTC behavior

when ZDS and ZAS are asserted.

J-11 Memory management is disabled and the

J-11 executes a RESET instruction.

Refer to the J-11 Data Sheet for details of J-11 behavior when RESET is executed.

SLU2 (MPSC) Unaffected.

SLU2 Timers Unaffected.

RTC Interrupts disabled (KXJCSRA<6> cleared)

KXJCSRD Unaffected.

KXJCSRJ Cleared. This disables shared memory and special interrupts. It has other effects

as described in Section x.x.

Other CSRs Unaffected.

Boot/Selftest No effect on software resets.

Switch

LEDs Unaffected.

ID Switch No effect on software resets.

Pending Interrupts Cleared.

3.7.2 Hardware Reset

Hardware resets are caused by the assertion of the local power-up signal PUP. A hardware reset occurs when any of the following occurs:

- If the KXJ11-CA is in standalone mode (as determined by the setting of the ID switch), a hardware reset occurs when an on-board wake-up circuit detects the presence of +5V DC power.
- If the KXJll-CA is not in standalone mode (as determined by the setting of the ID switch), a hardware reset occurs when the on-board wake-up circuit detects the assertion of the Q-Bus signal BDCOK. A hardware reset is also caused by writing TPRO bit 14 from the Q-Bus.

During a hardware reset, the various components of the KXJ11-CA are ffected as summarized in Table x-x.

ARCHITECTURE

Table x-x KXJll-CA Hardware Reset

Component

Effect

SLU1 (DLART)

The DLART input TEST is asserted which resets the DLART. Refer to the DLART Data Sheet for details of DLART

behavior when TEST is asserted.

PIO

The PIO inputs ZDS and ZAS are asserted which resets the PIO. Refer to the PIO Data Sheet for details of PIO behavior

when ZDS and ZAS are asserted.

DTC

The DTC inputs ZDS and ZAS are asserted which resets the DTC. Refer to the DTC Data Sheet for details of DTC behavior when ZDS and ZAS are asserted.

J-11

The J-11 input INIT is asserted. Refer to the J-11 Data Sheet for details of J-11 behavior when INIT is asserted. Jumper M17-M16 determines whether control is passed to the firmware (location 173000) or to ODT after power-up is complete.

SLU2 (MPSC)

The MPSC input RESET is asserted. Refer to the MPSC Data Sheet for details of MPSC behavior when RESET is asserted.

SLU2 Timers

Initialize themselves upon power-up.

RTC

Interrupts disabled (KXJCSRA<6> cleared)

KXJCSRA KXJCSRB

Initialized to power-up values. See specific register descriptions for details. All writeable bits are cleared.

KXJCSRC KXJCSRD

KXJCSRE

KXJCSRJ

KXJCSRF KXJCSRH Contents are unpredicable.

Boot/Selftest

Switch

If firmware is executed upon power-up, this switch specifies the function

performed.

LEDS

All on.

ID Switch

Value is loaded into KXJCSRC.

Pending Interrupts

Cleared.

3-40

3.8 MEMORY MANAGEMENT ARCHITECTURE

NOTE

It is assumed the reader is familiar with PDP-11 memory management concepts. For further details on memory management, refer to Chapter 4 of the DCJll Microprocessor User's Guide (EK-DCJ11-UG-PRE).

The KXJ11-CA implements the full PDP-11 memory management and protection architecture with its extensions for extended direct addressing. The KXJ11-CA memory management registers include Page Address Registers (PARs), Page Descriptor Registers (PDRs), and Memory Management Registers 0 through 3 (MMR0 - MMR3). MMR0 through MMR3 are contained in the on-board J-11 microprocessor. The PARs and PDRs are located in physical memory. These registers are described in the sections that follow.


3.8.1 Page Address Registers (PARs)

There are 48 PARs, eight for each of the following: kernel I space, supervisor I space, user I space, kernel D space, supervisor D space, and user D space. Each PAR contains a page address field (PAF) which specifies the starting address of a page as a block number in physical memory.

NOTE

Kernel I space and D space PAR7 is mapped to the I/O page by the firmware. This mapping must not be altered.

The format of a PAR is shown in Figure x-x.



MR-17127

Figure x-x Page Address Register (PAR)

3.8.2 Page Descriptor Registers (PDRs)

Name

Bits

There are 48 PDRs, eight for each of the following: kernel I space, supervisor I space, user I space, kernel D space, supervisor D space, and user D space. Each PDR contains information on expansion direction, page length, and access control. The format of a PDR is shown in Figure x-x.

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
		l '		PLF		1		0	PW	0	0	ED	A	CF	0

Figure x-x Page Descriptor Register (PDR)

Description

2103		
15		Not used (read/write)
14:8	PLF	Page length field - Specifies the block number, which defines the page boundary (see bit 3). The block number of the virtual address is compared with PLF to detect length errors. An error occurs when expanding upwards if the block number is greater than PLF and when expanding downwards if the block number is less than PLF.
7		Not used (read as zero)
6	PW	Page written - When set, this page has been modified since it was loaded into memory. Cleared when the PAR or PDR of this page is written.
5:4		Not used (read as zeros)
3	ED	Expansion direction - When set, this page expands downwards from block number 127 to include blocks with lower addresses. When cleared, this page expands upwards from block number 0 to include blocks with higher addresses.
2:1	ACF	Access control field - Contains the

KXJ11-CA User's Guide

PRELIMINARY 4/3/86 ARCHITECTURE

access code for this page.

1.07	
ACF	ACCESS

- 00 Non-resident abort all accesses
- 01 Read only abort on write attempt
- 10 Not used abort all accesses
- 11 Read/write access

Not used (read as zero)

3.8.3 Memory Management Register 0 (MMR0)

0

MMRO contains status and control information for the memory management unit. This register is read-only. Figure x-x illustrates the format of MMRO.

ADDRESS: 17777572




Figure x-x Memory Management Register 0 (MMR0)

Bits	Name	Description
15	ABO NRE	Abort non-resident - Set when an access is made to a page with an access control field key of 0 or 2. Also set by attempting to use memory relocation with a current processor mode (PS<15:14>) of 2 (illegal). ABO NRE is set when PAG MOD equals 2.
14	ABO PLE	Abort page length - Set when an access is made to a page with a block number outside the range specified by the page's PDR. Also set by attempting to use memory relocation with a current processor mode (PS<15:14>) of 2 (illegal).
_3 '	ABO ACV	Abort access violation - Set when

KXJ11-CA	User's	Guide	PRELIMINARY	4/3/86
ARCHITECT	TURE			

		attempting to write a read-only page, i.e., the access control field equals 1.				
12:7	or' ,	Not used (read as zero	os)			
6:5	PAG MOD	Page mode - Indicates the CPU mode associated with the page causing an abort.				
		PAG MOD 00 01 10 11	Mode Kernel. Supervisor Illegal Mode User			
		If an illegal mode is NRE is set.	specified, ABO			
4	I/D SPC	Page address space - I mapping operation was abort occurred. When mapping operation was abort occurred.	attempted when an cleared, an I space			
3:1	PAG NUM	Page number - Contains of a reference causing management abort.	s the page number g a memory			
0	ENB REL	Enable relocation - W management is enabled relocation occurs. Who management is disabled neither relocated nor by RESET instruction.	and address en cleared, memory d and addresses are			

3.8.4 Memory Management Register 1 (MMR1)

MMRl records the autoincrementing or autodecrementing of any general purpose register (GPR) during an instruction, including references through the program counter (PC). This register is cleared at the beginning of an instruction. Whenever a GPR is autoincremented or autodecremented, the register number and amount (in 2's complement notation) by which the register was modified is written into MMRl. The low byte of MMRl is written first. The format of MMRl is shown in Figure x-x.




Figure x-x Memory Management Register 1 (MMR1)

3.8.5 Memory Management Register 2 (MMR2)

MMR2 is also called the virtual program counter (VPC) and is loaded with 16-bit virtual address at the beginning of each instruction fetch. This ~ register is read-only.

3.8.6 Memory Management Register 3 (MMR3)

MMR3 enables and disables data space mapping for kernel, supervisor modes. It also controls I/O mapping, 18-bit/22-bit mapping, and whether requests for Call to Supervisor Mode instruction are enabled. register is read/write and is cleared upon a hardware reset.

ADDRESS: 17772516




Figure x-x Memory Management Register 3 (MMR3)

Bits Name Description J - 6

Not used (read as zeros)

KXJ11-CA User's Guide	PRELIMINARY	4/3/86
ARCHITECTURE		

5		Not used (read/write)
4	ENB 22B	Enable 22-bit mapping - When set and when memory management is enabled (i.e., bit 0 of MMRO is set), 22-bit mapping is used. When cleared and when memory management is enabled, 18-bit mapping is used. This bit has no effect when memory management is disabled.
3	ENB CSM	Enable Call to Supervisor Mode - When set, allows a Call to Supervisor (CSM) instruction to execute. When cleared, the execution of a CSM instruction causes a trap through location 10 in kernel I space.
2:0	MODE .	Mode bits - enable and disable kernel, supervisor, and user D space as shown: Bit Meaning MODE<2> = 0 Disable kernel D space MODE<2> = 1 Enable kernel D space MODE<1> = 0 Disable supervisor D space MODE<1> = 1 Enable supervisor D space MODE<0> = 0 Disable user D space MODE<0> = 1 Enable user D space

3.9 SHARED MEMORY

The KXJll-CA contains 512 KB of on-board RAM. The RAM can be configured as "shared memory" which can be accessed by devices on the Q-Bus as well as the on-board J-ll microprocessor. Shared memory could be used for example in an application where the arbiter needs to access RAM that is read or written locally.

Shared memory can be configured under software control by loading KXJ11-CA Control/Status Registers KXJCSRF and KXJCSRH (Sections x.x and x.x) and enabled by setting KXJCSRJ<2>. KXJCSRF and KXJCSRH contain values which specify the starting address, ending address, and number of blocks for the shared memory area. This section explains how the user can derive the values he needs to load into KXJCSRF and KXJCSRH once he has determined which Q-Bus addresses are to be associated with shared memory. The section that follows explains the mechanics of how the registers are loaded by the arbiter or by the on-board J-11.

When configuring shared memory, the user must ensure that there are no overlapping Q-Bus addresses. That is, Q-Bus addresses must be unique.

.9.1 Shared Memory Organization

Shared memory consists of one or more 8 KB blocks of RAM. Since there is 512 KB of RAM on the KXJ11-CA, the maximum number of shared memory blocks is 64. Each block must start on an 8 KB boundary. On the KXJ11-CA, the last block is the highest 8 KB of RAM (1777777 - 1760000), the next to last block is the next highest 8 KB (1757777 - 1740000), and so on. All blocks of shared memory are contiguous. The shared memory space is located at the top of local RAM. The local starting address is (2000000 - N*20000) octal where N is the number of blocks.

The algorithms for determining the contents of KXJCSRF and KXJCSRH are as follows:

CSRF: (Q-Bus starting address/100) octal CSRH:

The sections that follow illustrate how these values are determined and used.

3.9.2 Defining One Block Of Shared Memory

Suppose the user wants to define one 8 KB block of addresses as shared memory. The following example illustrates how this would be done.

In this example, the user wants to define one 8 KB block of shared memory starting at Q-Bus address 100000. In this case (Figure x-x), addresses 100000 through 117777 on the Q-Bus correspond to KXJ11-CA shared memory addresses 1760000 through 1777777. What values do we need to load into KXJCSRF and KXJSCRH?




Figure x-x Defining One Block of Shared Memory

KXJ11-CA User's Guide PRELIMINARY 4/3/86 ARCHITECTURE

The value for the "starting address" that we need to load into KXJCSRF is obtained by shifting the starting Q-Bus address right six bits. Figure x-x shows the relationship between KXJCSRF and the 22-bit Q-Bus address. Plugging in our Q-Bus address of 100000 (octal), we see that 1000 (octal) should be loaded into KXJCSRF. Bits 6:0 of KXJCSRF are not used and read as zeros.

STARTING	15	14	13	12	11	10	9	8	7	<u>6:</u> 0
2 0.BUS	21	20	19	18	17	16	15	14	13	×

Figure x-x Control Register Bits/Q-Bus Address Relationship

The value for the "ending address" that we need to load into KXJCSRH bits 15:7 (END ADD) is obtained by taking the first (Q-Bus) address in the last block and shifting it right six bits. In this case, we are working with only one block so the first block is the last block. The first address in the block shifted right thirteen bits yields 000000100 for bits 15:7.

The value for the "number of blocks" that we need to load into KXJCSRH bits 5:0 is obtained by extracting bits 18:13 of the Q-Bus starting address, adding the number of blocks, and two's complementing the result:

,	Q-Bus address 100000 bits 18:13 Add number of blocks	+ 000100 + 1 000101
	Negate	111011

The value 111011 is loaded into bits 5:0 of KXJCSRH. The KXJ11-CA interprets this value as meaning one block.

3.9.3 Defining Two Blocks Of Shared Memory

Suppose the user wants to define two blocks of shared memory. Assume that the range of Q-Bus addresses assigned to shared memory in this case is

100000 through 137777. On the KXJll-CA, the corresponding two blocks are contiguous in RAM and reside at addresses 1740000 through 1777776. The relationship between the Q-Bus addresses and the KXJll-CA addresses is illustrated in Figure x-x.




Figure x-x Defining Two Blocks of Shared Memory

Find the correct values to load into KXJCSRF and KXJCSRH.

The value for the "starting address" that we need to load into KXJCSRF is obtained by shifting the starting Q-Bus address right six bits. This yields 1000 (octal) for KXJCSRF. Bits 6:0 of KXJCSRF are not used and read as zeros.

The value for the "ending address" that we need to load into KXJCSRH bits 15:7 (END ADD) is obtained by taking the first (Q-Bus) address in the last block and shifting it right six bits. In this case, the first address of the last block is 120000. Shifting the address right six bits yields 000000101 for bits 15:7.

The value for the "number of blocks" that we need to load into KXJCSRH bits 5:0 is obtained by extracting bits 18:13 of the Q-Bus starting address, adding the number of blocks, and negating the result:

Q-Bus address Add number of	bits	18:13	+	000100
				000110
Negate				111010

The value 111010 is loaded into bits 5:0 of KXJCSRH. The KXJ11-CA interprets this value as meaning two blocks.

3.9.4 Defining 64 Blocks Of Shared Memory

Suppose the user wants to define all 64 blocks of RAM as shared memory. Assume that the range of Q-Bus addresses assigned to shared memory in this case is 1000000 through 2777776. On the KXJ11-CA, the corresponding blocks are contiguous in RAM and reside at addresses 0 through 1777776. The relationship between the Q-Bus addresses and the KXJ11-CA addresses is illustrated in Figure x-x.




Figure x-x Defining 64 Blocks of Shared Memory

The correct values to load into KXJCSRF and KXJCSRH are:

KXJCSRF = 10000 (octal)

Since the first (Q-Bus) address of the last block is 2760000,

KXJCSRH bits 15:7 = 001011111

KXJCSRH bits 5:0 are determined as follows:

Q-Bus address 1000000 bits 18:13 100000 Add number of blocks + 100000 ----- 0000000 Negate 0000000

Carries are ignored.

3.9.5 Enabling And Disabling Shared Memory

shared memory can be enabled and disabled by either the on-board J-11 or by

an arbiter command. When shared memory is enabled, the relationship between Q-Bus addresses and KXJll-CA RAM addresses is defined by the values in KXJCSRF and KXJCSRH (see Section x.x). This section describes how the on-board J-ll and arbiter can enable and disable shared memory.

Once KXJCSRH and KXJCSRF are set up, the on-board J-11 enables and disables shared memory simply by writing bit 2 of KXJCSRJ. When this bit is set, shared memory is enabled. When the bit is cleared, shared memory is disabled. The shared memory configuration values might be known at startup time or they can be passed from the arbiter to the KXJ11-CA via one of the TPR user communication channels.

When the arbiter wants to enable or disable shared memory via the firmware, the process is somewhat more involved. To enable shared memory, the following events occur:

- 1. The arbiter determines that the KXJ11-CA is ready to receive a command. This occurs when TPR1<2:0> = 100, and TPR0<15:0> = 0. This is sometimes called the "waiting for command" state.
- The arbiter writes bits 21:13 of the Q-Bus starting address into TPR2<8:0> and writes zeros into TPR2<15:9>.
- 3. The arbiter writes the number of blocks of shared memory minus one into TPR3<5:0>. For example, TPR3<5:0> = 000000 for one block of shared memory, TPR3<5:0> = 000001 for two blocks of shared memory, and so on. The arbiter writes zeros into TPR<15:6>.
- 4. The arbiter sets TPRO bit 6. Only bit 6 should be set. If the arbiter were to set more than one bit at a time in TPRO, an error would result (and would be recorded in TPR1). Setting bit 6 causes the KXJ11-CA firmware to configure and enable shared memory. The data in TPR2 and TPR3 are translated into values which are loaded into KXJCSRF and KXJCSRH and bit 2 of KXJCSRJ is set.
- 5. After shared memory is configured and enabled, the KXJ11-CA clears TPRO and sets TPR1<2:0> = 100. This puts the KXJ11-CA back into the "waiting for command" state.

NOTE

A local reset or a Q-Bus ODT GO command will disable shared memory because it clears KXJCSRJ bit 2 but will leave the contents of KXJCSRF and KXJCSRH unaffected.

To disable shared memory, the following events occur:

1. The arbiter determines that the KXJ11-CA is ready to receive a command. This occurs when the KXJ11-CA is in the "waiting for command" state.

- 2. The arbiter sets TPRO bit 8. Only bit 8 should be set. If the arbiter were to set more than one bit at a time in TPRO, an error would result (and would be recorded in TPRI).
- 3. The KXJ11-CA clears bit 2 of KXJCSRJ, disabling shared memory.
- 4. The KXJll-CA clears TPRO and sets TPR1<2:0> = 100. This puts the KXJll-CA back into the "waiting for command" state.

3.9.6 Shared Memory Considerations

When designing an application, the user should note the following circumstances under which the use of shared memory could yield unpredictable results.

The KXJll-CA is designed for use in memory architectures which are non-cached. Arbiters with cache memory (such as the KDJll) must disable or bypass the cache when accessing shared memory. The KXJll-CA has no mechanism for updating the arbiter's cache when cached shared memory locations are altered by the on-board J-ll or DMA controller.

Warnings for locked instructions (synchronization) go here.

CHAPTER 4

DMA TRANSFER CONTROLLER (DTC)

4.1 OVERVIEW

The DTC is designed around the AmZ8016 chip. For details on the operation of the AmZ8016, refer to the AmZ8016 DMA Transfer Controller Data Sheet included as part of this documentation package. The information that follows is of a summary nature and describes the DTC functions implemented on the KXJ11-CA.

The DTC can perform DMA transfers between any of the following addresses:

- 1. A local address to a local address
- A local address to a Q-Bus address
- 3. A Q-Bus address to a local address
- 4. A Q-Bus address to a Q-Bus address
- 5. To/From channel A of the multiprotocol SLU via DMA channel 1
- 6. To/From channel B of the multiprotocol SLU via DMA channel 0
- 7. To/From the PIO chip port A via DMA channel 1

Word and byte transfers are supported locally. Only word transfers are supported across the Q-bus. Note that in byte mode the addressing is the inverse of of the PDP-11 addressing scheme. For example, DTC address 1000 corresponds to PDP-11 address 1001 and DTC address 1001 corresponds to PDP-11 address 1000.

The operations of the DTC are controlled by several internal registers. The DTC can load these registers directly from memory thereby minimizing the amount of processor intervention necessary to perform a DMA transaction. The area of memory where the parameters for the DTC are stored is referred to as the chain table. The local J-11 microprocessor need only load the address of the chain table into the DTC and give a "start" command to initiate a DMA transfer.

DMA transactions may be initiated locally by the J-11 or by the

arbiter CPU. If the transfer is initiated by the arbiter the command words and transfer parameters are placed in the command registers of the two-port RAM (TPR) file. The local J-ll will then initiate the DMA transaction using the parameters supplied by the arbiter.

The DTC consists of two identical channels. DMA transfers may be interleaved between these two channels or interleaved between the DTC and the J-11. It is also possible to select a "hog mode" that allows the DMA transfer to run to completion without interruption.

The DTC supports three types of operations: Transfer, Search, and Transfer-and-Search. As the name implies, Transfer operations move data from a source to a destination. Search operations read data from a source and compare the data to the pattern register. A mask register allows the user to declare "don't care" bits. The Transfer-and-Search operation combines the features of the Transfer and Search functions. In this type of operation data is transferred between a source and destination until the data transferred meets the match condition specified in the Channel Mode register.

The DTC is capable of performing multiple DMA transactions without processor intervention. This can be accomplished in two ways: base-to-current reloading or chaining. Base-to-current reloading allows the DTC to reload a portion of its registers before initiating a DMA transfer. The reload operation occurs between internal registers so there are no memory access related delays. This type of operation is only practical in applications where data is continuously transferred between the same addresses. Chaining allows some or all of the applicable registers of the DTC to be reloaded from a new chain table.

Upon completion of a DMA transfer the DTC may perform any combination of the following options: Interrupt the local processor, perform base-to-current reloading, or perform a chain reload. It may also choose to take no action.

4.2 DTC CONSIDERATIONS

Get from Henry.

4.3 DATA TRANSFER CONTROLLER (DTC) REGISTERS

NOTE

Refer to Section x.x for descriptions of how the DTC registers are used during DMA operations.

The Data Transfer Controller contains two types of registers: global registers and channel registers. Global registers control the overall

KXJ11-CA User's Guide PRELIMINARY 4/3/86 DMA TRANSFER CONTROLLER (DTC)

operation and configuration of the DTC. There are two global registers; the command register and the master mode register (see Table x-x). Channel registers define the state of a particular channel. There are two identical sets of channel registers, one for each channel. These registers are always accessed as words and are aligned on even (word) address boundaries. Table x-x lists the DTC channel registers and their addresses.

The KXJ11-CA DTC is based on the AmZ8016 chip (as described in the AmZ8016 Data Sheet). Several registers of the AmZ8016 chip are not implemented in the KXJ11-CA. These are shown as "reserved" in the tables.

The tables specify the access code for each register. The key to the abbreviations used is as follows:

- R = The register can be read by the on-board J-11 processor.
- W = The register can be written by the on-board J-11 processor.
- C = The register can be loaded by the DTC as part of a chaining operation.
- X = The register is not implemented or is reserved for future use by Digital Equipment Corp.

Table x-x DTC Global Registers

Address	Access	Description
17774454 *	W	Command Register
17774470	RW	Master Mode Register

Table x-x DTC Channel Registers

Channel 1 Address	Channel 0 Address	Access	Description
17774400	17774402	RWC	Current B Address Offset
17774404	17774406	RWC	Base B Address Offset
17774410	17774412	RWC	Current A Address Offset
17774414	17774416	RWC	Base A Address Offset
17774420	17774422	RWC	Current B Address Segment/Tag
17774424	17774426	RWC	Base B Address Segment/Tag
17774430	17774432	RWC	Current A Address Segment/Tag
17774434	17774436	RWC	Base A Address Segment/Tag
17774440	17774442	RWC	Chain Address Offset
17774444	17774446	RWC	Chain Address Segment/Tag
17774450 17774454 * 17774460 17774464	17774452 17774456 17774462 17774466 17774472	R R RWC RWC X	Interrupt Save Register Status Register Current Operation Count Base Operation Count Reserved
17774474	17774476	X	Reserved
17774500	17774502	X	Reserved
17774504	17774506	X	Reserved
17774510	17774512	RWC	Pattern Register
17774514	17774516	RWC	Mask Register
17774520	17774522	RWC	Channel Mode Low
17774524	17774526	RWC	Channel Mode High
17774530	17774532	RWC	Interrupt Vector
17774534	17774536	X	Reserved

^{*} Location 17774454 can be read or written. When read, it yields status information only. It is written with command information that cannot be read back.

4.3.1 DTC Global Registers

^{4.3.1.1} Command Register - The Command Register is the write-only register that the on-board J-11 uses to issue commands to the DTC. These commands include Reset, Start Chain, and others (see Figure x-x).

KXJ11-CA User's Guide PRELIMINARY 4/3/86 DMA TRANSFER CONTROLLER (DTC)

ADDRESS: 17774454

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
									FF	I L	CIE	IUS	IP	SET	СН	

Figure x-x DTC Command Register

Bits	Name	Description	
15:8		Not used	
7:5	FF	Function field of function to	- specifies the type be performed by the DTC.
		FF 000 001 010 011 100 101 110	Function Reset Interrupt Software Request Flip Bit Hardware Mask Start Chain Reserved Reserved
4	CIE	Channel interr indicates that enabled.	upt enable - When set, interrupt requests are
3	IUS	Interrupt unde indicates that serviced.	r service - When set, an interrupt is being
2	IP	Interrupt pend that an interrpending.	ling - When set, indicates upt request is currently
1	SET ,	Set/Clear - Wh or 1 condition a clear or 0 c	en set, specifies a set a. When cleared, specifies condition.
0	СН	Channel 0/Chanchannel 1. Whe	nnel 1 - When set, specifies en cleared, specifies channel

Table x-x summarizes the functions that can be performed by writing the various bits of the DTC Command Register:

Table x-x DTC Command Summary


Command	DTC			Register 210	Bits
Reset Start Chain Channel 0 Start Chain Channel 1 Set Software Request Channel 0 Set Software Request Channel 1		10 10 01	1XX 1XX 0XX	XXX XX0 XX1 X10 X11	
Clear Software Request Channel 0 Clear Software Request Channel 1 Set Hardware Mask Channel 0 Set Hardware Mask Channel 1 Clear Hardware Mask Channel 0		10	XX0 XX0 XX0	X00 X01 X10 X11 X00	
Clear Hardware Mask Channel 1 Set CIE, IUS, IP Channel 0 Set CIE, IUS, ID Channel 1 Clear CIE, IUS, IP Channel 0 Clear CIE, IUS, IP Channel 1		00	1ES 1ES 1ES	X01 P10 P11 P00 P01	
Set Flip Bit Channel 0 Set Flip Bit Channel 1 Clear Flip Bit Channel 0 Clear Flip Bit Channel 1		01 01 01 01		X11 X00	

Notes:

E = Set to perform set/clear on CIE, clear for no effect on CIE.
AS = Set to perform set/clear on IUS, clear for no effect on IUS.
P = Set to perform set/clear on IP, clear for no effect on IP.
X = "Don't care" bit. This bit is not decoded and may be 0 or 1.

4.3.1.2 Master Mode Register - The Master Mode Register controls various aspects of overall DTC operation (see Figure x-x).

ADDRESS: 17774470



Not used (read as ones) Must be zero Must be one Must be zero Must be zero Daisy chain control - When set, inh interrupt requests from the on-board PIO counter/timer. The PIO counter/	
Must be one Must be zero DC CTR Daisy chain control - When set, inh interrupt requests from the on-boar PIO counter/timer. The PIO counter/	
Must be zero DC CTR Daisy chain control - When set, inh interrupt requests from the on-boar PIO counter/timer. The PIO counter/	
DC CTR Daisy chain control - When set, inh interrupt requests from the on-board processor of the processor. The processor of	
interrupt requests from the on-boar pro counter/timer. The PIO counter/	
is on an interrupt daisy chain at a level than the DTC.	1 timer
3 Must be one.	
HOG Hog mode - When set, the DTC interl control of the local I/O bus with ton-board J-ll. When cleared, the DT retains control of the bus until a terminal condition (as indicated by contents of the Current Operation C Register described in Section x.x.x exists. This is also called "hog mode."	the ount)
1 Must be zero	
DMA ENB DMA enable - When set, allows the D request control of the local I/O but when cleared, prevents chaining or operations.	s.

4.3.2 DTC Channel Registers

4.3.2.1 Current Address Registers A And B - Each channel has two Current Address Registers, one which specifies the current source address of a DTC transfer and one which specifies the current destination address. The "flip bit" in the Channel Mode Register (see Section x.x) specifies which registers (A or B) are the source and which are the destination. A complete Current Address Register consists of two words, a segment/tag and an offset. The segment/tag specifies:

- Whether the source (or destination) address resides on the Q-Bus
- Whether the source (or destination) address resides in the I/O page
- Address bits <21:16> of the source (or destination) address

- Whether the source (or destination) address should be incremented, decremented, or held constant as the transfer proceeds

The segment/tag has the following format:

ADDRESS: 17774420, 17774422, 17774430, 17774432

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00			
				1	AD	DR	1	1	0	0	0		CF	0	0	0			
V	٩٦		F	igur	e x-	x Cı	ırre	nt A	or	B Ac	ldre:	ss S	egme	ent/1	rag				
Bit	:s	1/0		Nai	ne				Description										
15			. •	Q/ 1	L				the addr clea	curress red,	rent res: ind	sou ides dica	on tes	(or the that	des Q-B t th	tina: us. [rrent		
14	4 1/0								I/O bit - When set, causes the Q-Bus signal BBS7 to be asserted which force a reference to the I/O page. The referenced I/O page can reside locally (if bit 15 is cleared) or on the Q-Bus (if bit 15 is set).										
13:	8			AD	DR				Bits	<21	:16	of	the	cui	ren	t add	iress.		
7:5	5								Must	be	zer	o							
4:3	3			AC	.					be	aff						addresses ansfer	3	
							7			ACE 00 01 10				emer emer	nt actives	_			

2:0 Must be zero

The offset consists of bits <15:00> of the source (or destination) address

ADDRESS: 17774400, 17774402, 17774410, 17774412

15 14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	i	,	8	CUF	REN	ADO	RES	OFF	SET	l	! !		՝ L	

Figure x-x Current A or B Address Offset

4.3.2.2 Base Address Registers A And B - The formats of Base Address Registers A and B are identical to those of Current Address Registers A and B. At the beginning of a transfer, the Base Address Registers and Current Address Registers are loaded with the same information. A transfer can be restarted by reloading the Current Address Registers with the contents of the Base Address Registers. Refer to Figures x-x and x-x for the register bit descriptions.


4.3.2.3 Chain Address Register - The Chain Address Register is used to point to a "reload word", the first word in a chain table (see Section x.x). The reload word specifies which registers are to be loaded in order to set up a chaining operation. The other chain table entries contain the data with which the registers are loaded.

The Chain Address Register consists of two words, a segment/tag and an offset. The segment/tag specifies:

- Whether the reload word address resides on the Q-Bus
- Whether the reload word address resides in the I/O page
- Address bits <21:16> of the reload word address

The segment/tag has the following format:

ADDRESS: 17774444, 17774446



15	Q/L	Bus Choice - When set, indicates that the reload word address resides on the Q-Bus. When cleared, indicates that the address is a local (KXJ11-CA) one.
14	I/O	I/O bit - When set, causes the Q-Bus signal BBS7 to be asserted which forces a reference to the I/O page. The referenced I/O page can reside locally (if bit 15 is cleared) or on the Q-Bus (if bit 15 is set).
13:8	ADDR	Bits <21:16> of the reload word address.
7:0		Must be zeros

The offset consists of bits <15:0> of the reload word address:




Figure x-x Chain Address Offset

4.3.2.4 Interrupt Vector And Interrupt Save Register - Each channel has an Interrupt Vector Register and an Interrupt Save Register. The Interrupt Vector Register contains the vector that is output during an interrupt acknowledge cycle. When an interrupt occurs, the contents of the Interrupt Vector Register and part of the Status Register are loaded automatically into the Interrupt Save Register. This allows a new vector to be loaded during chaining and a new DMA operation can be performed before an interrupt acknowledge cycle occurs. The Interrupt Save Register can be read but can not be directly written by the user.

The Interrupt Vector Register has the following format:

ADDRESS: 17774530, 17774532




Figure x-x Interrupt Vector Register

Bits	Name	Description
15:8		Not used (read/write)
7:2	VEC	Interrupt vector
1:0	<i>4.</i>	Not used (read/write)

The Interrupt Save Register has the following format:


ADDRESS: 17774450, 17774452

15 14 13 12	11 10 09 08 07 06	3 05 04 03 02 01 00
		VEC 0 0
HRQ MCL MCL CA	EOP	nterrupt Save Register
Bits	Nam CH NUM	Description
15	HRQ	Hardware request - A copy of Status Register bit 5.
14	MCH	Match count high - A copy of Status Register bit 4.
13	MCL	Match count low - A copy of Status Register bit 3.
12	CA	Chain abort - A copy of Status Register bit 12.
11	мС	Match count - A copy of Status Register bit 2.
10	EOP	End of process - A copy of Status Register bit 1.
9	TC	Terminal count - A copy of Status Register bit 0.
8	CH NUM	Channel number - When set, refers to channel 1. When cleared, refers to channel 0.
7:2	VEC	<pre>Interrupt vector - A copy of Interrupt Vector Register bits <7:2>.</pre>
1:0		Not used

4.3.2.5 Status Register - Each channel has a read-only Status Register. Each Status Register contains: an interrupt status field (bits <15:13>), a DTC status field (bits <12:9>), a hardware interface field (bits <6:5>), and a completion status field (bits <4:0>). The bits which comprise these fields are described below. Parts of the Status Register are copied to the Interrupt Save Register when an interrupt occurs (see Section x.x.x). Note that bits <12:9> = 0000 indicates that the channel is initialized and waiting for a request.

The Status Register has the following format:

ADDRESS: 17774454, 17774456



Chain Command is issued.

		•
10	WFB	Waiting for bus - When set, indicates that the channel wants control of a bus to perform a DMA transfer.
· 9	SIP	Second interrupt pending - When set, indicates that a second interrupt is pending on the channel and that channel activity should be suspended until an interrupt acknowledge occurs.
8:7		Must be zero
6	нм	Hardware mask - When set, indicates that this channel is inhibited from responding to the assertion of the channel's hardware request line.
5	HRQ	Hardware request - When set, indicates that the channel's hardware request line is asserted.
4	MCH	Match count high - When set, indicates a match between the upper byte of data being transferred-and-searched or searched and the pattern determined by the Pattern and Mask Registers.
3	MCL	Match count low - When set, indicates a match between the lower byte of data being transferred-and-searched or searched and the pattern determined by the Pattern and Mask Registers.
2	мС	Match count - When set, indicates that a DMA operation was terminated due to a match between data being transferred-and-searched or searched and the condition specified by bits <1:0> of the Channel Mode High Register.
1	EOP .	End of process - When set, indicates that a DMA operation was terminated due to the assertion of the DTC's end of process (EOP) line.
0	TC .	Terminal count - When set, indicates that a DMA operation was terminated because the operation count reached zero.

4.3.2.6 Current And Base Operation Count Registers - Each channel has a Current Operation Count Register which specifies the number of words (or bytes) remaining to be transferred for a DMA operation. The contents of the register are decremented by one each time a datum is transferred. A DMA operation can be resumed where it left off by using the count contained in this register. When a DMA transfer is complete, the register contains zero. The maximum count (64 K) is specified by loading this register with zero.

Each channel also has a Base Operation Count Register. The contents of the Base Operation Count Register are initially identical to those of the Current Operation Count Register. As the transfer progresses, however, the contents of the Base Operation Count Register are not decremented. If a DMA transfer needs to be restarted from scratch, the original byte (or word) count can be restored by loading the contents of the Base Operation Count Register into the Current Operation Count Register.

Refer to Figures x-x and x-x for the register formats.

ADDRESS: 17774460, 17774462

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Γ	CURRENT OPERATION COUNT															
L					L	<u> </u>		<u> </u>	<u> </u>	<u> </u>			لنسط		<u> </u>	

Figure x-x Current Operation Count Register

ADDRESS: 17774464, 17774466




Figure x-x Base Operation Count Register

4.3.2.7 Pattern And Mask Registers - Each channel has a Pattern Register and a Mask Register which are used in search and transfer-and-search operations. The Pattern Register contains a pattern that read data is compared with to determine whether or not a "match" condition exists. The user can program the DTC to stop a search when there is a match or when there is no match. The Mask Register is used to exclude selected bits from the comparison. Setting a Mask Register bit to "1" excludes that bit from the comparison. The formats of the Pattern and Mask Registers are shown in Figures x-x and x-x.

ADDRESS: 17774510, 17774512

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00 -
1						1							l l		i	1
			1	1	1		1	,PATT	ERN		l	l				
-			<u> </u>													

Figure x-x Pattern Register

ADDRESS: 17774514, 17774516

15 14	13 12	11	10	09	08	07	06	05	04	03	02	01	00
13 14	''' 												
15 14			•	ì	MA	SK	1	1		1 .1			

Figure x-x Mask Register

- 4.3.2.8 Channel Mode Register Each channel has a Mode Register. The Mode Register specifies what type of DMA operation a channel is to perform, how the operation is to be executed, and what action if any is to be taken when the operation is completed. The Mode Register consists of two words, a Channel Mode High and a Channel Mode Low. Channel Mode High is used to:
 - Initiate a DMA operation
 - Specify what is to occur if a match condition exists
 - Determines how software and hardware requests are handled.

Channel Mode High has the following format:

ADDRESS: 17774524, 17774526

		12	12	11	10	09	08	07	06	05	04	03	02	01	00
0	0	0	0						0	0	SR		0	Ν	С

Figure x-x Channel Mode High

Bits Name Description
15:5 Not used (read as zeros)


4	SR	Software request - When set, initiates a DMA operation. The channel requests the bus and performs transfers as specified by XFER in Channel Mode Low.
3	,HM	Hardware mask - When set, inhibits the channel from responding to the assertion of the channel's hardware request line.
2		Not used (read as zero)
1:0	MC	Match condition - Specifies what is to occur for match conditions.
		MC Action
		00 Stop on no match
		01 Stop on no match
		10 Stop on word match
		11 Stop on byte match

Channel Mode Low specifies:

- The type of operation and transfer performed
- -- Which of the Current Address Registers (A or B) is the source and which is the destination.
 - What will occur when a DMA operation is complete.

Channel Mode Low has the following format:

ADDRESS: 17774520, 17774522



	111000	
Bits	Name	Description
15	TCCE	Terminal count chain enable - When set, causes a chain reload for the next DMA operation if the Current Operation Count Register is decremented to zero.
14	MCCE	Match count chain enable - When set, causes a chain reload for the next DMA operation if a match condition exists.
13	EOPCE	End of process chain enable - When set,

		causes a chain reload for the next DMA operation if an end-of-process (EOP) termination occurs.
12	TCBC	Terminal count base-current - When set, causes a base-to-current reload if the Current Operation Count Register is decremented to zero.
11	мсвс	Match count base-current - When set, causes a base-to-current reload if a match condition exists.
10	EOPBC	End of process base-current - When set, causes a base-to-current reload if an end-of-process (EOP) termination occurs.
9	TCIE	Terminal count interrupt enable - When set, the channel issues an interrupt if the Current Operation Count Register is decremented to zero.
8	MCIE	Match count interrupt enable - When set, the channel issues an interrupt if a match condition exists.
7	EOPIE	End of process interrupt enable - When set, the channel issues an interrupt if an end-of-process (EOP) termination occurs.
6:5	XFER	Transfer type - Specifies the type of transfer the channel is to perform. Refer to the DTC Data Sheet for descriptions of these transfers.
		XFER Transfer Type 00 Single transfer 01 Demand dedicated with bus hold 10 Demand dedicated with bus release 11 Channel to channel demand interleave
4	FLIP	Flip bit - When set, Current Address Register B contains the source and Current Address Register A contains the destination of a transfer. When cleared, Current Register A contains the source and Current Address Register B contains the destination.
3:0	OP	Operation type - Specifies the type of operation the channel is to perform. See the DTC Data Sheet for descriptions of these operations.

OP	Operation	Opera Size A	and B	Transaction Type
0000	Transfer	Word	Word	Flowthrough
0001	Transfer	Byte	Byte	Flowthrough
0010	Reserved	•	•	
0011	Reserved			
0100	Trnsf-Search	Word	Word	Flowthrough
0101	Trnsf-Search	Byte	Byte	Flowthrough
0110	Reserved	_	-	•
0111	Reserved .			
1000	Transfer	Byte	Word	Flowthrough
1001	Reserved	_	•	•
1010	Reserved			
1011	Reserved			
1100	Trnsf-Search	Byte	Word	Flowthrough
1101	Reserved	_		•
1110	Search	Word	Word	Read
1111	Search	Byte	Byte	Read


Note that "flyby" operations are not supported on the KXJ11-CA.

4.4 PROGRAMMING THE DTC

Programming the DTC consists of three phases: Chip Initialization, Data Transfer (or Search), and Termination. This section will provide a general description of these phases.

4.4.1 Chip Initialization

The RESET instruction is used to place the DTC in a known state. A reset will clear the CIE, IP, SIP and WFB bits and set the CA and NAC bits in the Channel Status registers. The Master Mode register will also be cleared. Before a DMA operation is initiated the local CPU loads the Master Mode register and the Chain Address register of the appropriate channel of the DTC. The DTC fetchs any other parameters that are necessary from a table located in system memory referred to as the chain table. This minimizes the amount of CPU intervention necessary to perform a DMA operation. The relationship of the Chain Address Register to the chain table is shown in Figure x-x.






Figure x-x Chain Address Register

The first word in the chain table is the reload word. The reload word is used to specify which registers are to be loaded for the pending DMA operation. Bits <9:0> of the reload word correspond to the registers of the DTC as shown in Figure x-x. Bits <15:10> are not used.




Figure x-x Reload Word

Therefore if a bit in the reload word is set then the corresponding register(s) are to be reloaded from the chain table. Since all of the registers are not applicable to each DMA operation the chain table may be of variable length. (i.e. The pattern and mask registers would not be used in DMA operations that do not search the data.) It is NOT correct to select a register in the reload word and subsequently load that register with a dummy argument such as zero. Figures x-x and x-x

illustrate examples of the relationship between the reload word and the chain table.

				_											9	•		8			7		6		5			4		3			2		1	L		0
x	1	x	1	_;	K	1	2	K	Ī	x	:		x	1	1	1	1	1	-	-	1	1	0		0	_	1	0		_0		-	0	Ī	1		Ī	0
				,— -	ſ	. —	-		-		_	C	u	rr	er	ıt		AR	A	-	Se	eg:	me	nt	/ T	a	g g					-	-			-		
						-	-		-		_		-	 Cบ	rı	· e	'n	t	AF	LA		0	f f	se	t	_						• 🖚	-					
		-				-	_		. —		-		u		er	ıt	· –	AR	 В		 S€		 me	nt	/T	a	 g					-	-	-				· - -
		-				-			-		_		_	 Cu	r	·-	n	 t	AF	·-		0	 f f	 se	t	-						. –		n		-		
		-				-			. —		-		_		Ci	ır	r	 en	t	0	р-	-C	 ou	 nt	. 	_						. –		-		-		
		-				-					-		-	 C	ha	ın	ın	 el	 N	10	 d€	 2 :	 ні	 gh	. 	-						. —	-			-		
									. —		-		-		Ch	ıa	n	 ne	1	M	oc	le	L	 ow		-						-						
				-	-	-			-		-		_			-	-	-		-						-						. –				-		
						_			. —		_		_			-	· - ·	8 		-					5 	_							2		- 			0
x	 	ж 			(1		٤ 	1	_ X 	_	 	X -	1			<u> </u>	0	ا 	-	1	1	0 	 -	0	_	 	0	<u> </u>	1	 -		0	<u> </u>	1		 -	1
					•	_			_		_		u -	rr 	er 	ıt		AR	A 	-	Se	3 g1	me 	nt 	/T	a -	g 	. – .										
					_	_			_		_			Cu	rı	·e	n	t 	AF	ŁA.		0	f f	se	t	_												
											_		_		Cu	ır	r	en	t	0	p-	-C	ou	nt		_										_		
					_		_	_			_				Pa	t	t	er	n	R	eç	ji	st	er		_						-						
	Mask Register																																					
	Channel Mode High																																					
	Channel Mode Low																																					
	Chain Address Segment/Tag																																					
		-		-		-		-			-			 Ch	ai	ת.		Ad	 dr	e	ss	·	 0f	 fs	et	-						-				-		
							_ ~		_		-		_			-										-						. —				-		

The DTC has been properly initialized once the chain table(s) have been created and the Master Mode register and Chain Address Register for the selected channel have been loaded.

4.4.2 Data Transfer

The DTC may perform a DMA operation once it has been properly initialized. A DMA operation may be initiated in one of four ways: by software request, by hardware request, by loading a set software request bit in the Channel Mode register during chaining, or as the result of a command from the arbiter.

Software Request: The local CPU may initiate a DMA operation by writing a "start chain" command to the Command Register. If the "software request" bit is not set as part of the start chain command then the "software request" command can be issued to initiate the DMA operation. The "software request" command sets the software request bit in the channel's Mode register. If either the SIP (second interrupt pending) bit or the NAC (no auto-reload or chain) bit is set in the channel's status register the DMA operation will not begin. The SIP bit will be cleared when the channel receives an interrupt acknowledge. The NAC bit will be cleared when the channel receives a 'start chain' command. The 'start chain' command initiates the DMA operation after the registers of the selected channel are loaded from the chain table. The 'start chain' command is ignored if the SIP bit or the CA (Chain Abort) bit are set in the channel's status register. The SIP bit was described above. The CA bit is cleared when the channel's chain address register is reloaded.

Hardware Request: DMA operations may be started by asserting a channel's DREQ input from SLU2 or the PIO. The mask bit in the Channel Mode Register controls whether this request is detected or not. Details about this type of request are beyond the scope of this document.

Starting After Chaining: If the software request bit of the channel's Master Mode register is set during chaining the channel will perform the DMA operation at the end of chaining.

Arbiter Request: The arbiter may interrupt the local CPU to request a DMA operation. This is accomplished by passing parameters to load the chain address register of channel 0 via the two-port RAM. The arbiter loads register 2 of the TPR with the offset of the chain address register and register 3 of the TPR with the segment/tag of the chain address register. The DMA operation is then initiated by setting the DMA Load bit (bit 1) in the TPR command register (register 0). Error conditions will be returned in TPR register 1.

Information in the channel's Mode register determines what type of DMA operation will be performed. The Channel Mode register consists of two words, Channel Mode High and Channel Mode Low.

Bits <3:0> of the Channel Mode Low register select the type of DMA operation. These bits determine whether the data should be transferred, searched, or transferred-and-searched. Bit 4 is the flip bit. It is used to determine which set of current address registers (CARA, CARB) points to the source.

Bits <6:5> determine the transfer type. The types of DTC transfers are: single transfer, demand dedicated with bus hold, demand dedicated with bus release, and channel-to-channel demand interleave. Single transfer is used with devices which transfer data at irregular intervals. A single DMA transaction will occur each time a 'software request' command is issued or the DREQ input is asserted. Demand dedicated with bus hold is a software hog mode. This mode allows the DMA transaction to run to completion for local addresses as long as there is a valid op count and the DREQ input is asserted. If the DREQ input is not asserted no DMA operations will occur but the channel will retain bus control. In Q-Bus hog mode, the KXJ11-CA releases the bus and requests the bus again after each word transfer. Demand dedicated with bus release is similar to demand dedicated with bus hold in that a DMA transaction is allowed to run to completion if DREQ is asserted. If DREQ is not asserted the DTC must release the bus allowing other devices to obtain the bus. The operation performed by a channel-to-channel demand interleave request depends on the state of bit 2 in the Master Mode register. If MM bit 2 is clear then control may be passed between each channel of the DTC without the need to release the bus. If MM bit 2 is set then the DTC must share the bus with the local processor. The DTC will release the bus and then re-request it after every DMA iteration.

Bits <1:0> of the Channel Mode High register are used to determine the type of match control in Search and Transfer-and-Search operations. The DTC is capable of generating a termination condition based on 'No Match', 'Word Match', and 'Byte Match'.

Bit <4> of the Channel Mode High register causes the channel to request the bus and perform transfers when it is set by a 'Software Request Command' or a chain reload.

4.4.3 Termination Options

Bits <15:7> of the Channel Mode Low register control the termination options. A DTC operation may be terminated in a number of ways. If the Current Operation Count Register goes to zero then a Terminal Count (TC) termination is generated. External logic may assert the End Of Process (EOP) input of the DTC to generate an EOP termination at any time. In addition, during a Search or Transfer-and-Search operation a match condition may occur which generates a MC termination. Bits <15:7> allow the DTC to perform a chain reload, a base-to-current reload, or to interrupt the local processor if a TC, EOP, or MC termination condition is encountered. If bits <15:7> are cleared then no special action is initiated when a TC, EOP, or MC condition is encountered.

4.4.4 Examples

The following example programs were developed on a PDP-11/23+ system

with 256KB of memory using the RT-11 (version 5.1) operating system with the KXJ11-CA Peripheral Processor Software Toolkit. These examples assume the programmer is familiar with MACRO-11 and the KXJ11-CA Peripheral Processor Toolkit.

```
.TITLE EXAMI.MAC
```

```
; This program transfers data from local KXJ11-CA addresses to other
; local KXJ11-CA addresses. This program should be compiled and linked
; on the development system and then downloaded into the KXJ11-CA using
; the KXJ11-CA Software Toolkit. Once the program has been compiled
 and linked use the following KUI commands to execute it and verify.
: its successfullness.
; .KUI
                       ! Where n is the appropriate KXJ11-CA
; KUI>SET n
: KUI>LOAD EXAM1
                        ! Use KUI ODT to verify that the destination
: KUI>ODT
                          addresses are cleared
; ODT>CTRL/C
                       ! Execute EXAM1
: KUI>EXECUTE
                        ! Use KUI ODT to verify that the transfer was
: KUI>ODT
                          successful
; ODT>CTRL/C
; KUI>EXIT
: SET UP REGISTER ASSIGNMENTS
                174470 ; MASTER MODE REGISTER
MMREG
                174454 ; COMMAND REGISTER
CMDREG
                174446 ; CHANNEL O CHAIN ADDRESS SEGMENT/TAG FIELD
CASTF0
                       ; CHANNEL O CHAIN ADDRESS OFFSET FIELD
CAOF0
                174442
                          : LOAD MASTER MODE REG TO DISABLE DTC
START: MOVB #130,MMREG
                           ; RESET THE DTC
        CLRB CMDREG
                           ; LOAD THE CHAIN ADDRESS REGISTER SEG/TAG
             #0,CASTF0
        VOM
             #RELOAD, CAOFO; LOAD THE CHAIN ADDRESS REGISTER OFFSET
        MOV
                          ; LOAD MASTER MODE REG TO ENABLE DTC
        MOVB #131, MMREG
        MOVB #102, CMDREG ; SET SOFTWARE REQUEST CHANNEL 0
                           : START CHAIN CHANNEL 0
        MOVB #240, CMDREG
                           : STAY HERE WHILE THE USER VERIFIES
        BR
                           : THAT THE PROGRAM WAS SUCCESSFUL
```

.END START

```
RELOAD: .WORD 001602
                            ; RELOAD WORD <Select CARA, CARB, COPC, CM>
        .WORD
                 000000
                            ; CURRENT ADDRESS REGISTER A SEG/TAG
        .WORD
                 SOURCE
                            ; CURRENT ADDRESS REGISTER A OFFSET
                            ; <This local address is the source> ...
        .WORD
                000000
                          ; CURRENT ADDRESS REGISTER B SEG/TAG
        .WORD
                DESTNT
                          ; CURRENT ADDRESS REGISTER B OFFSET
                          ; <This local address is the destination>
        .WORD
                000013.
                          ; CURRENT OPERATION COUNT <Transfer 13 words>
        .WORD
                000000
                          ; CHANNEL MODE REGISTER HIGH
        .WORD
                000040
                          ; CHANNEL MODE REGISTER LOW
                          ; <No match conditions, do nothing upon
                          ; completion,
                          ; transfer type = Demand Dedicated w/Bus
                          ; Hold,
                            CARA = source, word transfers>
SOURCE: .WORD
                1,2,3,4,5,6,7,6,5,4,3,2,1
DESTNT: .BLKW
                13.
```

.TITLE EXAM2.MAC

```
; This program transfers data from local KXJ11-CA addresses to
; global Q-bus addresses. This program should be compiled and linked
; on the development system and then downloaded into the KXJ11-CA using
; the KXJ11-CA Software Toolkit. Once the program has been compiled
; and linked use the following commands to execute it and verify its
; successfullness.
 <HALT the development machine so that locations may be examined
  with Q-bus ODT>
 @600000/xxxxxx ! Examine the destination locations and clear
                      them if necessary
  @600030/xxxxxx
                  ! Use the 'P' command to return to the system prompt
  @P
; .KUI
                  ! Where n is the appropriate KXJ11-CA
: KUI>SET n
; KUI>LOAD EXAM2
; KUI>EXECUTE
: KUI>EXIT
; <HALT the development machine so that locations may be examined
  with Q-bus ODT>
  @600000/xxxxxx ! Examine the destination locations to verify the
                    success of the transfer
: @600030/xxxxxx
: SET UP REGISTER ASSIGNMENTS
                            ; MASTER MODE REGISTER
                174470
MMREG
                           ; COMMAND REGISTER
                174454
CMDREG
                           ; CHANNEL 0 CHAIN ADDRESS SEGMENT/TAG FIELD
                174446
CASTF0
        =
                           ; CHANNEL O CHAIN ADDRESS OFFSET FIELD
                174442
CAOFO
                         ; LOAD MASTER MODE REG TO DISABLE DTC
        MOVB #130,MMREG
START:
                            ; RESET THE DTC
              CMDREG
        CLRB
                            ; LOAD THE CHAIN ADDRESS REGISTER SEG/TAG
             #0,CASTF0
        MOV
             #RELOAD, CAOFO ; LOAD THE CHAIN ADDRESS REGISTER OFFSET
        VOM
                            ; LOAD MASTER MODE REG TO ENABLE DTC
        MOVB #131,MMREG
                            ; SET SOFTWARE REQUEST CHANNEL 0
        MOVB #102, CMDREG
                           ; START CHAIN CHANNEL 0
        MOVB #240, CMDREG
                            ; STAY HERE WHILE THE USER VERIFIES THAT
        BR
```

; THE PROGRAM WAS SUCCESSFUL

; CHAIN LOAD REGION

RELOAD: .WORD 001602; RELOAD WORD <Select CARA, CARB, COPC, CM>

.WORD 000000 ; CURRENT ADDRESS REGISTER A SEG/TAG .WORD SOURCE ; CURRENT ADDRESS REGISTER A OFFSET ; <This local address is the source>

.WORD 101400 ; CURRENT ADDRESS REGISTER B SEG/TAG .WORD 00000 ; CURRENT ADDRESS REGISTER B OFFSET

; <This global Q-bus address is the destination>; <This corresponds to address 600000 on the Q-bus>

; <The DTC uses physical addresses only>

.WORD 000013. ; CURRENT OPERATION COUNT <Transfer 13 words>

.WORD 000000 ; CHANNEL MODE REGISTER HIGH .WORD 000040 ; CHANNEL MODE REGISTER LOW

; < No match conditions, do nothing upon completion,

; transfer type = Demand Dedicated w/Bus Hold,

; CARA = source, word transfers>

SOURCE: .WORD 1,2,3,4,5,6,7,6,5,4,3,2,1

.END START

.TITLE EXAM3.MAC

```
; This program transfers data from global Q-bus addresses to local
; KXJ11-CA addresses. This program should be compiled and linked on
; the development system and then downloaded into the KXJ11-CA using
 the KXJ11-CA Software Toolkit. Once the program has been compiled
 and linked use the following commands to execute it and verify its
; successfullness.
 <Use Q-bus ODT to deposit values in locations 600000(8)-->600030(8)...
  These values will be the source for this operation>
 @600000/000001 ! Deposit source values
  @600030/000001
                  ! Use the 'P' command to return to the system prompt
  @P
  .KUI
                  ! Where n is the appropriate KXJ11-CA
; KUI>SET n
; KUI>LOAD EXAM3
; KUI>EXECUTE
                  ! Use KUI ODT to examine the destination locations
 KUI>ODT
                  to verify the transfer was successful
; ODT> .
  ODT>CTRL/C
 KUI>EXIT
 SET UP REGISTER ASSIGNMENTS
                            : MASTER MODE REGISTER
                174470
MMREG
                            ; COMMAND REGISTER
                174454
CMDREG
                           ; CHANNEL O CHAIN ADDRESS SEGMENT/TAG FIELD
                174446
CASTF0
                           ; CHANNEL O CHAIN ADDRESS OFFSET FIELD
CAOF0
                174442
                           ; LOAD MASTER MODE REG TO DISABLE DTC
        MOVB #130,MMREG
START:
                           ; RESET THE DTC
        CLRB CMDREG
                            ; LOAD THE CHAIN ADDRESS REGISTER SEG/TAG
        MOV
             #0,CASTF0
             #RELOAD, CAOFO ; LOAD THE CHAIN ADDRESS REGISTER OFFSET
        VOM
                            ; LOAD MASTER MODE REG TO ENABLE DTC
        MOVB #131,MMREG
                           ; SET SOFTWARE REQUEST CHANNEL 0
        MOVB #102,CMDREG
                            ; START CHAIN CHANNEL 0
        MOVB #240, CMDREG
                            : STAY HERE WHILE THE USER VERIFIES THAT
        BR
```

; THE PROGRAM WAS SUCCESSFUL

; CHAIN LOAD REGION RELOAD: .WORD 001602 ; RELOAD WORD <Select CARA, CARB, COPC, CM> .WORD 000000 ; CURRENT ADDRESS REGISTER A SEG/TAG .WORD DESTNT ; CURRENT ADDRESS REGISTER A OFFSET ; <This local address is the destination> .WORD 101400 ; CURRENT ADDRESS REGISTER B SEG/TAG .WORD 000000 ; CURRENT ADDRESS REGISTER B OFFSET ; <This global Q-bus address is the source> ; <This corresponds to address 600000 on ; the Q-bus> ; <The DTC uses physical addresses only> .WORD 000013.; CURRENT OPERATION COUNT <Transfer 13 words> .WORD 000000 ; CHANNEL MODE REGISTER HIGH .WORD 000060 ; CHANNEL MODE REGISTER LOW ; <No match conditions, do nothing upon ; completion, transfer type = Demand Dedicated w/Bus Hold. CARB = source, word transfers> ; <Notice how similar this reload table is to ; the one in EXAM2. By utilizing the flip bit ; in the CM Reg Low no further changes were ; necessary to use this table in this example>

DESTRT: .BLKW 13.

.END START

.TITLE EXAM4.MAC

```
; This program transfers data from global Q-bus addresses to other
; global Q-bus addresses. This program should be compiled and linked
; on the development system and then downloaded into the KXJ11-CA using
; the KXJ11-CA Software Toolkit. Once the program has been compiled
; and linked use the following commands to execute it and verify its
: successfullness.
 <Use Q-bus ODT to deposit values in locations 600000(8)-->600030(8).
   These values will be the source for this operation>
  @600000/000001 ! Deposit source values
 @600030/000001
                  ! Use the 'P' command to return to the system prompt
  @P
 .KUI
                   ! Where n is the appropriate KXJ11-CA
; KUI>SET n
 KUI>LOAD EXAM4
; KUI>EXECUTE
: KUI>EXIT
; <Use Q-bus ODT to examine the destination locations to verify that
   the operation was sucessful>
  @610000/xxxxx
; @610030/xxxxx
                   ! Return to system prompt
; @P
 : SET UP REGISTER ASSIGNMENTS
                            ; MASTER MODE REGISTER
                 174470
MMREG
                            ; COMMAND REGISTER
                 174454
CMDREG
                            ; CHANNEL 0 CHAIN ADDRESS SEGMENT/TAG FIELD
                 174446
CASTF0
         =
                            ; CHANNEL 0 CHAIN ADDRESS OFFSET FIELD
                 174442
CAOF0
                          ; LOAD MASTER MODE REG TO DISABLE DTC
START: MOVB #130, MMREG
                           ; RESET THE DTC
        CLRB CMDREG
                           ; LOAD THE CHAIN ADDRESS REGISTER SEG/TAG
             #0,CASTF0
        MOV
             #RELOAD, CAOFO ; LOAD THE CHAIN ADDRESS REGISTER OFFSET
        MOV
                           ; LOAD MASTER MODE REG TO ENABLE DTC
        MOVB #131, MMREG
                           ; SET SOFTWARE REQUEST CHANNEL 0
        MOVB #102, CMDREG
                           ; START CHAIN CHANNEL 0
        MOVB #240, CMDREG
```

```
BR
                          ; STAY HERE WHILE THE USER VERIFIES THAT
                          ; THE PROGRAM WAS SUCCESSFUL
; CHAIN LOAD REGION
RELOAD: .WORD 001602 ; RELOAD WORD <Select CARA, CARB, COPC, CM>
       .WORD 101400
                    ; CURRENT ADDRESS REGISTER A SEG/TAG
       .WORD 000000
                    ; CURRENT ADDRESS REGISTER A OFFSET
                     ; <This global Q-bus address is the source>
                     ; <This corresponds to Q-bus address 600000(8)>
       .WORD 101400
                     ; CURRENT ADDRESS REGISTER B SEG/TAG
                     ; CURRENT ADDRESS REGISTER B OFFSET
       .WORD 010000
                     ; <This global Q-bus address is the destination>
                     ; <This corresponds to Q-bus address 610000(8)>
       .WORD 000013.; CURRENT OPERATION COUNT <Transfer 13 words>
       .WORD 000000
                    ; CHANNEL MODE REGISTER HIGH
       .WORD 000040
                    ; CHANNEL MODE REGISTER LOW
                     ; <No match conditions, do nothing upon
                     ; completion,
                       transfer type = Demand Dedicated w/Bus Hold,
                        CARA = source, word transfers>
```

.END START

.TITLE EXAM5.MAC

; This program demonstrates how chaining is implemented using the ; DTC. A local to local transfer will be initiated under program ; control. Then, using the chaining feature of the DTC, a local to ; global transfer will be performed followed by a global to global ; transfer and finally a global to local transfer. The following ; diagram illustrates these transfers.

Q-bus Memory KXJ11-CA Memory :Transfer #1 ---- Transfer #2 |------- Transfer #4 <-----

; This program should be compiled and linked on the development system ; and then downloaded into the KXJ11-CA using the KXJ11-CA Software Toolkit. Once the program has been compiled and linked use the ; following commands to execute it and verify its successfullness.

; <Use Q-bus ODT to clear the memory locations 600000(8) --> 600030(8) and 6100000(8) --> 610030(8) before executing the program>

; .KUI

! Where n is the appropriate KXJ11-CA ; KUI>SET n

; KUI>LOAD EXAM5

: KUI>EXECUTE

; KUI>ODT ; ODT> .

! Use KUI ODT to verify that the destination

contents are accurate

; ODT> .

; ODT>CTRL/C

: KUI>EXIT

; <Use Q-bus ODT to examine the contents of the intermediate ; destinations to verify their accuracy> : SET UP REGISTER ASSIGNMENTS

174470 ; MASTER MODE REGISTER MMREG

174454 ; COMMAND REGISTER CMDREG =

174446 ; CHANNEL 0 CHAIN ADDRESS SEGMENT/TAG FIELD 174442 ; CHANNEL 0 CHAIN ADDRESS OFFSET FIELD CASTFO =

CAOFO =

START: MOVB #130, MMREG ; LOAD MASTER MODE REG TO DISABLE DTC

```
CLRB CMDREG
                       ; RESET THE DTC
                        ; LOAD THE CHAIN ADDRESS REGISTER SEG/TAG
        MOV #0, CASTFO
             #LOAD1, CAOFO ; LOAD THE CHAIN ADDRESS REGISTER OFFSET
        MOV
        MOVB #131, MMREG ; LOAD MASTER MODE REG TO ENABLE DTC
        MOVB #102, CMDREG ; SET SOFTWARE REQUEST CHANNEL 0
        MOVB #240, CMDREG ; START CHAIN CHANNEL 0
        BR .
                          ; STAY HERE WHILE THE USER VERIFIES THAT
                          ; THE PROGRAM WAS SUCCESSFUL
; CHAIN LOAD REGION
LOAD1: .WORD 001603 ; RELOAD WORD <Select CARA, CARB, COPC, CM, CA>
       .WORD 000000
                      ; CURRENT ADDRESS REGISTER A SEG/TAG
                      ; CURRENT ADDRESS REGISTER A OFFSET
       .WORD AREA1
                      ; <This local address is the source of
                      : transfer #1>
       .WORD 000000
                      ; CURRENT ADDRESS REGISTER B SEG/TAG
                      ; CURRENT ADDRESS REGISTER B OFFSET
       .WORD AREA2
                      ; <This local address is the destination of
                      : transfer #1>
       .WORD 000013.
                     ; CURRENT OPERATION COUNT <Transfer 13 words>
       .WORD 000000
                      ; CHANNEL MODE REGISTER HIGH
                      ; CHANNEL MODE REGISTER LOW
       .WORD 100040
                      ; <No match conditions, chain reload upon
                      ; completion, transfer type = Demand Dedicated
                      ; w/Bus Hold, CARA = source, word transfers>
       .WORD 000000
                      ; CHAIN ADDRESS REGISTER SEG/TAG
       .WORD LOAD2
                      ; CHAIN ADDRESS REGISTER OFFSET
                      ; <This address points to the new chain table>
LOAD2 : .WORD 001603
                     ; RELOAD WORD <Select CARA, CARB, COPC, CM, CA>
        .WORD 000000
                       : CURRENT ADDRESS REGISTER A SEG/TAG
        .WORD AREA2
                       ; CURRENT ADDRESS REGISTER A OFFSET
                       ; <This local address is the source of
                       : transfer #2>
                      : CURRENT ADDRESS REGISTER B SEG/TAG
        .WORD 101400
                       ; CURRENT ADDRESS REGISTER B OFFSET
        .WORD 000000
                       ; <This global address is the destination of
                       ; transfer #2 - 600000(8)>
                      ; CURRENT OPERATION COUNT <Transfer 13 words>
        .WORD 000013.
        .WORD 000000 ; CHANNEL MODE REGISTER HIGH
```

```
: CHANNEL MODE REGISTER LOW
        WORD 100040
                       ; <No match conditions, chain reload upon
                       ; completion, transfer type = Demand Dedicated
                       ; w/Bus Hold, CARA = source, word transfers>
                       ; CHAIN ADDRESS REGISTER SEG/TAG
        .WORD 000000
                       ; CHAIN ADDRESS REGISTER OFFSET
        .WORD LOAD3
                       ; <This address points to the new chain table>
                       ; RELOAD WORD <Select CARA, CARB, COPC, CM, CA>
LOAD3 : .WORD 001603
                       : CURRENT ADDRESS REGISTER A SEG/TAG
        .WORD 101400
                       ; CURRENT ADDRESS REGISTER A OFFSET
        .WORD 000000
                       ; <This global address is the source of
                       ; transfer #3>
                         <600000(8)>
                        ; CURRENT ADDRESS REGISTER B SEG/TAG
        .WORD 101400
                       ; CURRENT ADDRESS REGISTER B OFFSET
        .WORD 010000
                       ; <This global address is the destination of
                        : transfer #3 - 610000(8)>
                      : CURRENT OPERATION COUNT < Transfer 13 words>
        .WORD 000013.
                        ; CHANNEL MODE REGISTER HIGH
        .WORD 000000
                        ; CHANNEL MODE REGISTER LOW
        .WORD 100040
                        ; <No match conditions, chain reload upon
                        ; completion, transfer type = Demand Dedicated
                        ; w/Bus Hold,
                        ; CARA = source, word transfers>
                        ; CHAIN ADDRESS REGISTER SEG/TAG
         .WORD 000000
                        ; CHAIN ADDRESS REGISTER OFFSET
         .WORD LOAD4
                        ; <This address points to the new chain table>
                        ; RELOAD WORD <Select CARA, CARB, COPC, CM>
LOAD4 : .WORD 001602
                        ; CURRENT ADDRESS REGISTER A SEG/TAG
         .WORD 101400
                        ; CURRENT ADDRESS REGISTER A OFFSET
         .WORD 010000
                        ; <This global address is the source of
                        ; transfer #4>
                          <610000(8)>
                        ; CURRENT ADDRESS REGISTER B SEG/TAG
         .WORD 000000
                        ; CURRENT ADDRESS REGISTER B OFFSET
         .WORD AREA3
                        ; <This local address is the destination of
                          transfer #4>
                        ; CURRENT OPERATION COUNT <Transfer 13 words>
         .WORD 000013.
                        ; CHANNEL MODE REGISTER HIGH
         WORD 000000
                        ; CHANNEL MODE REGISTER LOW
         .WORD 000040
                        ; <No match conditions, do nothing upon
                        ; completion, transfer type = Demand Dedicated
```

; w/Bus Hold, CARA = source, word transfers>

AREA1: .WORD 1,2,3,4,5,6,7,6,5,4,3,2,1

AREA2 : .BLKW 13. AREA3 : .BLKW 13.

.END START

.TITLE EXAM6.MAC ; This program demonstrates how to initiate a DTC operation from the ; arbiter CPU. This program will tranfer a block of data from Q-bus ; memory to KXJ11-CA memory. All of the information necessary for the ; transfer will reside in Q-bus memory (chain table, source data) ; This program should be compiled, linked, and run on the arbiter ; development system. After the program executes use the following ; KUI commands to verify the transfer ; .KUI ! Where n is the appropriate KXJ11-CA ; KUI>SET n ; KUI>ODT ; ODT>5000/xxxxxx ! Examine locations 5000 --> 5030 to verify that the data was transfered correctly ; ODT>5030/xxxxx ; ODT>CTRL/C ; KUI>EXIT ; Two-port RAM register definitions TPR0=160100 TPR2=160104 TPR3=160106 .EXIT .MCALL START: MOV #100000, TPR3; Place Chain Address Reg Seg/Tag in TPR3 ; Place Chain Address Reg Offset in TPR2 MOV #LOAD, TPR2 #2,TPR0 ; Issue DMA Load command to the command register BIS .EXIT 001602 ; RELOAD WORD < Select CARA, CARB, COPC, CM> : .WORD LOAD ; CARA SEG/TAG <Select Q-bus address as 100000 . WORD ; source> ; CARA OFFSET SOURCE .WORD ;CARB SEG/TAG <Select KXT address 5000 as 000000 .WORD ; destination> ; CARB OFFSET 005000 .WORD 000013. ; COPC < Op-count = 13 words> .WORD ; CM High

000000

000040

.WORD

.WORD

; CM Low <select no termination options, software

hog-mode, CARA = source, word transfers>

.END START

CHAPTER 5

PARALLEL I/O CONTROLLER (PIO)

5.1 OVERVIEW

The PIO is designed around the AmZ8036 chip. For details on the operation of the AmZ8036, refer to the Z8036 Counter/Timer and Parallel I/O Unit Technical Manual included as part of this documentation package. The information that follows is of a summary nature and describes the PIO functions implemented on the KXJ11-CA.

The KXJ11-CA PIO has the following features:

- o Two 8-bit, double buffered, bidirectional I/O ports
- o A 4-bit special purpose I/O port
- o Four handshake modes
- o REQUEST signal for utilizing the DMA controller
- o Pattern recognition logic
- o Three independent 16-bit counter/timers

The two 8-bit ports (A and B) are identical except that Port B can provide external access to Counter/Timers 1 and 2. Each port may be configured under program control as a single or double buffered port with handshake logic or as a bit port for control applications. Pattern recognition logic is also included in each port. This logic allows interrupt generation whenever a specific pattern is recognized. Ports A and B may be linked to form a 16-bit port with handshake.

When Port A or B is used as a port with handshake the control lines are supplied by a special 4-bit port (Port C). If no handshake lines are required then Port C may be used as a bit port. Port C also provides external access to Counter/Timer 3 and a REQUEST line that allows the PIO to utilize the DMA controller when transfering data.

The PIO supplies three identical 16-bit counter/timers. These counter/timers operate at a frequency of 2 MHz which provides a resolution of 500 ns. Each counter/timer may operate with one of three output duty cycles: pulse, one-shot, or square-wave. In

KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

addition, each unit may operate as retriggerable or non-retriggerable.

5.2 PARALLEL I/O PORT (PIO) REGISTERS

The PIO is designed around the AmZ8036 chip and consists of two 8-bit ports, one 4-bit port and a counter/timer. Table x-x summarizes the registers associated with the PIO. All the registers in Table x-x reside in the AmZ8036 chip with the exception of the I/O Buffer Control Register which resides in the GAS on-board gate array (DC7037B). The sections that follow give brief descriptions of the PIO registers.

Table x-x PIO Registers

KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

MASTER CONTROL REGISTERS Master Interrupt Control Register Master Configuration Control Register	17777000 17777002		·
PORT SPECIFICATION REGISTERS	A	В	
Port Mode Specification Register Port Handshake Specification Register Port Command and Status Register	17777100	17777120	
BIT PATH DEFINITION REGISTERS	A	В	С
Data Path Polarity Registers Data Direction Registers Special I/O Control Registers	17777104 17777106 17777110	17777124 17777126 17777130	17777012 17777014
PATTERN DEFINITION REGISTERS	A	В	
Pattern Polarity Registers (PPR) Pattern Transition Registers (PTR) Pattern Mask Register (PMR)	17777112 17777114 17777116	17777132	
PORT DATA REGISTERS			_
	A 17777032	B 17777034	C 17777036
PIO COUNTER/TIMER CONTROL REGISTERS	17777032	17777034	17777036
PIO COUNTER/TIMER CONTROL REGISTERS	17777032 C/T 1 17777070	17777034 C/T 2 17777072	17777036 C/T 3 17777074
PIO COUNTER/TIMER CONTROL REGISTERS PIO Counter/Timer Mode Specification PIO Counter/Timer Command and Status PIO Counter/Timer Time Constant (MSB)	C/T 1 17777070 17777070 17777024 17777054	C/T 2 17777072 17777072 17777026 17777060	C/T 3 17777074 17777030 17777064
PIO COUNTER/TIMER CONTROL REGISTERS	17777032 C/T 1 17777070 17777024	17777034 C/T 2 17777072 17777026	C/T 3 17777074 17777030
PIO COUNTER/TIMER CONTROL REGISTERS PIO Counter/Timer Mode Specification PIO Counter/Timer Command and Status PIO Counter/Timer Time Constant (MSB) PIO Counter/Timer Time Constant (LSB) PIO Counter/Timer Current Count (MSB)	C/T 1 17777070 17777070 17777024 17777054 17777056 17777040 17777042	C/T 2 17777072 17777072 17777026 17777060 17777062 17777044 17777046	C/T 3 17777074 17777030 17777064 17777066 17777050 17777052
PIO COUNTER/TIMER CONTROL REGISTERS PIO Counter/Timer Mode Specification PIO Counter/Timer Command and Status PIO Counter/Timer Time Constant (MSB) PIO Counter/Timer Time Constant (LSB) PIO Counter/Timer Current Count (MSB) PIO Counter/Timer Current Count (LSB)	C/T 1 17777032 17777070 17777024 17777054 17777056 17777040	C/T 2 17777072 17777072 17777060 17777062 17777044 17777046	C/T 3 17777074 17777030 17777064 17777066 17777050 17777052


KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

5.2.1 Master Control Registers

The Master Control Registers affect the overall operation of the PIO. There are two Master Control Registers: the Master Interrupt Control Register and the Master Configuration Control Register. All bits of these two registers are cleared upon hardware reset except bit 0 of the Master Interrupt Control Register, which is set. Both registers are read/write.

5.2.1.1 Master Interrupt Control Register -

ADDRESS: 17777000




KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

Bits	Name	Description
15:8		Not used (read as ones)
7	MIE	Master interrupt enable - When cleared, prevents the PIO from requesting interrupt service or responding to an interrupt acknowledge cycle. When set, enables interrupts.
6:1		Must be zero
0	CHRESET	Reset - Set upon hardware reset. Must be explicitly cleared. When set, reads of other PIO registers will yield zero and writes will be ignored.

5.2.1.2 Master Configuration Control Register -

Figure x-x Master Configuration Control Register

ADDRESS: 17777002



Bits	Name	Description
15:8		Not used (read as ones)
7	PBE	Port B enable - When cleared, inhibits port B from issuing an interrupt request and forces the port B I/O lines into a high impedance state.
6	CT1E	Counter/timer 1 enable - When cleared, inhibits counter/timer 1 from issuing an interrupt request and clears bit 0 of the Counter/Timer 1 Command and Status Register.
5	CT2E	Counter/timer 2 enable - When cleared, inhibits counter/timer 2 from issuing an interrupt request and clears bit 0 of the Counter/Timer 2 Command and Status Register.
4	PCE/CT3E	Port C and counter/timer 3 enable - When cleared, inhibits port C and counter/timer 3 from issuing an interrupt request. Also clears bit 0 of the Counter/Timer 3 Command and Status Register and forces the port C I/O lines into a high impedance state.
3	PLC	Port link control - When cleared, allows port A and port B to operate independently. When set, links ports A and B to form a 16-bit port. When the ports are linked, only port A's Handshake and Command and Status Registers are used. Port B is specified as a bit port and its pattern matching capability is disabled. When linked, port B must be read or written before port A. If the ports are to be linked, this bit must be set before the ports are enabled.
2	PAE	Port A enable - When cleared, inhibits port A from issuing an interrupt request and forces the port A I/O lines into a high impedance state.
1:0	LC .	Counter/timer link control - Specifies if and how counter/timers 1 and 2 are linked. The counter/timers must be linked before they are enabled.
		LC Configuration 00 Counter/timers are independent

01	output	(inverted)	enables
10	output	(inverted)	triggers
11	output	(inverted)	is


5.2.2 Port Specification Registers

The Port Specification Registers define the operating characteristics of ports A and B. There are three types of Port Specification Registers: Mode, Handshake, and Command and Status. Each port (A and B) has one set of these three registers.

5.2.2.1 Port Mode Specification Registers (Ports A And B) - These registers are read/write. They are cleared upon hardware reset.

Figure x-x Port Mode Specification Registers (Ports A and B)

ADDRESS: 17777100, 17777120



Bits	Name	Description
15:8		Not used (read as ones)
7:6	PTS	Port type select - Specifies the port type.
		PTS Port Type 00 Bit port (no handshake) 01 Input port with handshake 10 Output port with handshake 11 Bidirectional port with handshake
5	ITB	Interrupt on two bytes - When cleared, the Interrupt Pending (IP) bit for this port (bit 5 of the Port Command and Status Register) is set when one byte of data is available for transfer. When set, IP is set when two bytes of data are available for transfer. For an input port, IP is set when the Input Data Register is full. For an output port, IP is set when the Output Data Register is empty. This bit must be cleared for ports specified as bit ports, single-buffered ports, or bidirectional ports.
4	SB	Single buffered mode - When cleared, specifies that this port is double-buffered. When set, specifies that this port is single-buffered. This bit is always cleared for bit ports.
3	IMO	Interrupt on match only - When set, an interrupt is generated when the data moved into the Input Data Register or out of the Output Data Register matches the pattern specification.
2:1	PMS	Pattern mode specification - Defines the operation of the pattern match logic.
		PMS Pattern Mode 00 Disable pattern matching 01 AND mode 10 OR mode 11 OR-priority encoded vector mode
	LPM/DTE	Latch on pattern match (LPM) or deskew timer enable (DTE) - This is a dual function bit. The LPM function is active when the port is used as a bit port. The DTE function is active when the port is specified as an output port with

handshake. If LPM is set, the port latches input data when a pattern match is detected. If LPM is cleared, pattern matches are detected, but the data read from the port is the current (unlatched) value. If DTE is set, the deskew timer is active and can perform delay functions (see the description of the Port Handshake Specification Register). When DTE is cleared, the deskew timer is not active.

5.2.2.2 Port Handshake Specification Registers (Ports A And B) - The Port Handshake Specification Registers determine the parameters of a handshake operation. A Port Handshake Specification Register is ignored if a port is configured as a bit port. These registers are cleared upon reset. Access is read/write.

ADDRESS: 17777102, 17777122

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	
1	1	1	1	1	1	1	1	Н	ST		RWS	<u> </u>		OTSB	

Figure x-x Port Handshake Specification Registers (Ports A and B)

		•
Bits	Name	Description
15:8		Not used (read as ones)
7:6	нѕт	Handshake type - Specify the type of handshake operation performed.
		HST Handshake Type 00 Interlocked 01 Strobed 10 Pulsed 11 3-Wire
		The pulsed and 3-wire handshake must not be specified for bidirectional ports. Only one port at a time can use the pulsed handshake. If one port uses the 3-wire handshake, the other port must be must be a bit port.
5:3	RWS	Request/Wait - Defines how this port implements the request function. The wait function is not implemented on the KXJ11-CA.
		RWS Request Function 000 Request disabled 001 Reserved 010 Reserved 011 Reserved 100 Special request 101 Output request 110 Reserved 111 Input request
		Only port A can participate in a request. Port B must be programmed as a bit port.
2:0	DTSB	Deskew time specification - Defines the minimum number of PIO clock cycles of delay between the time a new byte of data is output and the time the handshake mechanism indicates that new data is available. The PIO clock has a period of 250 ns. A deskew time of zero is defined by setting DTE to zero in the Port Mode Specification Register.
		DTSB Deskew Clock Cycles 000 2 001 4 010 6 011 8

KXJ11-CA	User's	Guide	PRELIMINARY	4/3/86
		PARALLEL	I/O CONTROLLE	

100	10
101	12
110	14
111	16

5.2.2.3 Port Command And Status Registers (Ports A And B) -ADDRESS: 17777020, 17777022

IP

5

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00.
	1	1	1	1	1	1	1	1								
'									IUS	IE	lΡ	ERR	ORE	IRF	PMF	ĮŌĒ
Bits				Name	•			Des	cri	atio	n	•				

		•
15:8		Not used (read as ones)
7	IUS	Interrupt under service - When set, indicates that this port is engaged in an interrupt acknowledge sequence. Interrupt requests at the same level or lower are disabled. This bit is read/write and is cleared upon reset.
6	IE	Interrupt enable - When cleared, this port

Description

Interrupt enable - When cleared, this port is prevented from requesting an interrupt or engaging in an interrupt acknowledge sequence. When set, these interrupts are enabled. The bit is read/write and is cleared upon reset.

Interrupt pending - When set, indicates that this port requires service because of a pattern match, a handshake operation, or an error. When cleared, indicates that the port does not require service. This bit is read/write and is cleared upon reset.

IUS, IE, and IP are written according to the following command codes:

Bits <7:5>	Command	
000	Null (no	effect)
001	Clear IP	
010	Set IUS	

		011 Clear IUS 100 Set IP 101 Clear IP 110 Set IE 111 Clear IE
4	ERR	Interrupt error - This bit is meaningful only if this port has been configured as a bit port and pattern matching has been enabled. When set, indicates that a pattern match occurred before a previous match could be acknowledged. This bit is read-only (writes to it are ignored) and is cleared upon reset.
3	ORE	Output register empty - When set, indicates that this output port's Output Data Register is empty. Can be cleared only by writing to the Output Data Register. This bit is read-only (writes to it are ignored) and is set upon reset.
2	IRF	Input register full - When set, indicates that this input port's Input Data Register is full. Can be cleared only by reading the Input Data Register. This bit is read-only (writes to it are ignored) and is cleared upon reset.
1	PMF	Pattern match flag - If pattern matching is enabled for this port, this bit when set indicates the occurrence of a pattern match. This bit is read-only (writes to it are ignored) and is cleared upon reset.
0	IOE	Interrupt on error - This bit is meaningful only for bit ports with pattern matching enabled. When cleared, prevents an interrupt from being issued by this port if an error occurs in pattern matching. When set, allows these interrupts. The bit is ignored by ports with handshake and should be cleared for these ports. The bit is read/write.

5.2.3 Bit Path Definition Registers

Each port (A, B, and C) has one set of Bit Path Definition Registers. They include the Data Path Polarity, Data Direction, and Special I/O Control Registers. Only the four least significant bits of the registers are valid for the port C registers.

5.2.3.1 Data Path Polarity Registers - The Data Path Polarity Registers (Figure x-x) define whether the bits in a port are inverting or non-inverting. These registers are cleared upon reset. Access is read/write.

ADDRESS: 17777104, 17777124, 17777012

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1		I		POL	RITY			

Figure x-x Data Path Polarity Registers (Ports A, B, and C)

Bits	Name	Description
15:8		Not used (read as ones)
7:0	DPP	Data path polarity - If a bit is set, the corresponding bit path for this port is inverting (asserted LOW). If a bit is cleared, the corresponding bit path for this port is non-inverting (asserted HIGH)

5.2.3.2 Data Direction Registers - The Data Direction Registers (Figure x-x) define the data direction of each bit in a port. These registers are ignored by ports with handshake and are cleared upon reset. Access is read/write.

ADDRESS: 17777106, 17777126, 17777014

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1				DIREC	TION			

Figure x-x Data Direction Registers (Ports A, B, and C)

Bits	Name	Description
15:8		Not used (read as ones)
7:0	<i>□</i>	Data direction - If a bit is set, the corresponding bit of this port is specified as an input. If a bit is cleared, the corresponding bit of this port is defined as an output.

5.2.3.3 Special I/O Control Registers - The Special I/O Registers (Figure x-x) allow special characteristics to be defined for a port's data path. These registers are cleared upon reset. Access is read/write.

ADDRESS: 17777130, 17777110, 17777016

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1		1		SPEC	AL I/	0		

Figure x-x Special I/O Registers (Ports A, B, and C)

Bits	Name	Description
15:8		Not used (read as ones)
7:0	SIO	Special input/output - If a bit is set, the corresponding bit of this port is specified as a l's catcher for input. A l's catcher functions by automatically latching a l if the input goes to l. The l's catcher is cleared only by writing a zero to the Input Data Register.

5.2.4 Pattern Definition Registers

The Pattern Definition Registers (Figures x-x through x-x) are used collectively to specify a match pattern for each bit in port A or port B. The pattern specification for any bit (x) is summarized in Table x-x. These registers are cleared upon reset. Access is read/write.

Table x-x Pattern Specifications

PPRx	PTRx	PMRx	Bit x Match Condition
0	0	0	Bit masked off
0	0	1	Bit masked off
0	1	0	Any transition
0	1	1	Any transition
1	0	0	Zero
1	0	1	One
1	1	0	One to zero transition
1	1	1	Zero to one transition

5.2.4.1 Pattern Polarity Registers (PPR) -

ADDRESS: 17777112, 17777132

15	14	1:	3	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1		1	1	1	1	1			PATT	ERN	POLA I	RITY		

Figure x-x Pattern Polarity Registers (Ports A and B)

5.2.4.2 Pattern Transition Registers (PTR) -

ADDRESS: 17777114, 17777134

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1		l 	ATTE	RN T	RANS	ITION	1	

Figure x-x Pattern Transition Registers (Ports A and B)

5.2.4.3 Pattern Mask Registers (PMR) -

ADDRESS: 17777116, 17777136

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1			PA [*]	TERI	N MA	SK		

Figure x-x Pattern Mask Registers (Ports A and B)

5.2.5 Port Data Registers

Port Data registers are used to hold data that is read from or written to the PIO. The Port Data Register format for ports A and B is shown in Figure x-x. The format for the Port C Data Register is shown in Figure x-x. These registers are read/write and are unaffected by a reset.

ADDRESS: 17777032, 17777034

15	14	13	12	11_	10_	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1		 1	1	PORT	DATA	A .	! !	
<u> </u>			<u> </u>	<u> </u>	1	<u> </u>	L								

Figure x-x Port Data Registers (Ports A and B)

ADDRESS: 17777036

1	15	14	13	12	11	10	09	08	07	06	05	04	03	02		
	1	1	1	1	1	1	1	1			EN	04	03	UZ P	01 C	00
		·								-					MF	1-17215

Figure x-x Port C Data Register

Bits	Name	Description
15:8		Not used (read as ones)
7:4	PCEN	Port C bit enable - used as a write-protect bit mask for bits <3:0>. A set bit in PCEN inhibits the writing of the corresponding bit in bits <3:0>. A cleared bit in PCEN enables the writing of the corresponding bit in bits <3:0>.
3:0	PC	Port C data - contains the four bits of data to be read by or written to port C. Subject to masking according to the value of PCEN.

5.2.6 PIO Counter/Timer Control Registers

There are three PIO counter/timers numbered 1, 2, and 3. Each PIO counter/timer has a set of six control registers which specify the operation that the counter/timer performs. The registers are described in the paragraphs that follow.

5.2.6.1 PIO Counter/Timer Mode Specification - Each counter/timer has a Mode Specification Register (Figure x-x). These registers define an operational mode for a counter/timer and specify which external control and status lines are used. They are cleared upon reset. Access is read/write.

ADDRESS: 17777070, 17777072, 17777074

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1							DS	C
	est y							C/SC	FOF	ECE	FTF	EGE	RER		

Figure x-x Counter/Timer Mode Specification (Counter/Timers 1, 2, and 3)

Bits	Name	Description
15:8		Not used (read as ones)
7	C/SC	Continuous/single cycle - When set, the time constant value used initially is reloaded and the countdown sequence is repeated when the counter reaches zero. When cleared, the countdown sequence is terminated when the counter reaches zero.
6	EOE	External output enable - When set, the output of the counter/timer is provided on the I/O line associated with that particular counter/timer (see Table x-x). This bit must be programmed as an output in the Data Direction Register of its port. When cleared, external access to the counter/timer is disabled.
5	ECE	External count enable - When set, the I/O line of the port associated with the counter/timer is used as an external counter input (see Table x-x). The corresponding bit must be programmed as an input. When cleared, external access is disabled.
4	ETE	External trigger enable - When set, the I/O line of the port associated with the counter/timer is used as a trigger input to the counter/timer (see Table x-x). The corresponding bit must be programmed as an input. When cleared, external access is disabled.
3	EGE .	External gate enable - When set, the I/O line associated with the counter/timer is used as an external gate to the counter/timer (see Table x-x). This allows the external line to suspend or

continue	the	count	nwof	in	progres	s by
toggling						
access is	s dis	sabled	_			

2	REB	Retrigger enable bit - When set, triggers that occur during a countdown sequence cause a new countdown to begin. When cleared, triggers that occur during a
		countdown sequence are ignored.

1:0 DSC Output duty	cycle select -
---------------------	----------------

DSC	Output Duty Cycle
00	Pulse output
01	One-shot output
10	Square wave output
11	Reserved


External access to the counter/timers is provided via the following I/O lines:

Table x-	-x Counter/Timer	External	Access
Function	C/T 1	C/T 2	C/T 3
Counter/Timer Output	Port B 4	Port B 0	Port C 0
Counter Input	Port B 5	Port B 1	Port C 1
Trigger Input	Port B 6	Port B 2	Port C 2
Gate Output	Port B 7	Port B 3	Port C 3

5.2.6.2 PIO Counter/Timer Command And Status - Each counter/timer has a Command and Status Register which is used to control and monitor timer operation. These registers are cleared upon reset.

Figure x-x Counter/Timer Command and Status (Counter/Timers 1, 2, and 3)

ADDRESS: 17777024, 17777026, 17777030



Bits	Name	Description
15:8		Not used (read as ones)
7	IUS	Interrupt under service - When set, indicates that this counter/timer is engaged in an interrupt acknowledge sequence. Interrupt requests at the same level or lower are disabled. This bit is read/write.
6	IE	Interrupt enable - When cleared, this counter/timer is prevented from requesting an interrupt or engaging in an interrupt acknowledge sequence. When set, the interrupts are enabled. The bit is read/write.
5	IP	Interrupt pending - When set, indicates that this counter/timer requires service. The bit is automatically set each time the counter/timer reaches its terminal count. When cleared, indicates that the counter/timer does not require service. This bit is read/write.
		IUS, IE, and IP are written according to the following command codes:
		Bits <7:5> Command 000 Null (no effect) 001 Clear IP and IUS 010 Set IUS 011 Clear IUS 100 Set IP 101 Clear IP 110 Set IE 111 Clear IE
4	ERR	Interrupt error - When set, indicates that the counter/timer has reached a terminal count before the previous terminal count has been serviced. This bit is read-only.
3	RCC	Read counter control - When set, causes the contents of the Counter/Timer Current Count Register (which normally follows the down counter) to be frozen until the least significant byte of the register is read. This bit cannot be set unless the counter/timer is enabled in the Master Configuration Control Register.

	GCB	Gate command bit - When set, starts or resumes the countdown sequence. When cleared, halts the countdown sequence. This bit is read/write.
1 ~	TCB	Trigger command bit - When set, the down-counter is loaded with the time constant value and a countdown sequence is initiated. This bit is write-only and always read as zero.
0 .	CIP	Count in progress - When set, indicates that a countdown sequence is in progress. It is automatically set when when the down-counter is loaded with the time constant value. It is automatically cleared when the down-counter reaches zero. This bit is read-only.

5.2.6.3 PIO Counter/Timer Time Constant - Each counter/timer has a register which contains a time constant value. This value is loaded into the down-counter of a counter/timer when a trigger is detected. Each register is 16 bits wide and is accessed as two consecutive bytes (bit 7 of the MSB is bit 15 of the PIO Counter/Timer Time Constant Register). Refer to Figure x-x for the register format. These registers are read/write and are unaffected by a reset.

ADDRESS: 17777054, 17777060, 17777064 - MOST SIGNIFICANT BYTE ADDRESS: 17777056, 17777062, 17777066 - LEAST SIGNIFICANT BYTE

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00_
	1	1	1	1	1	1	1				MSB	ORI	SB		
							,		L	L	1	<u> </u>		L	

Figure x-x Counter/Timer Time Constant (Counter/Timers 1, 2, and 3)

5.2.6.4 PIO Counter/Timer Current Count - Each counter/timer has a Current Count Register (Figure x-x). This register follows the contents of the appropriate down-counter until a l is written into the RCC bit of the Status/Control Register. When this happens, the contents of the Current Count Register are frozen until the least significant byte of the register is read. Then the register follows the contents of the down-counter again. The countdown sequence is not affected. Each register is 16 bits wide and is accessed as two consecutive bytes (bit 7 of the MSB is bit 15 of the Current Count Register). A reset forces the Current Count Register to follow the

down-counter. Writes to the Current Count Register are ignored.

ADDRESS: 17777040, 17777044, 17777050 - MOST SIGNIFICANT BYTE ADDRESS: 17777042, 17777046, 17777052 - LEAST SIGNIFICANT BYTE

•	15	14	13 /	12	11	10	09	80	07	06	05	04	03	02	01	00
	1	1	1	1	1	1	1	1				MSB	OR L	SB		
L											<u> </u>		<u> </u>	L		

Figure x-x Counter/Timer Current Count (Counter/Timers 1, 2, and 3)

5.2.7 Interrupt Related Registers

Interrupt related registers are registers used in the handling of PIO interrupts. Three of these are three vector registers: one for port A, one for port B, and one shared by the three counter/timers. Another register is provided to indicate which devices need service in a polled environment.

5.2.7.1 Interrupt Vector Register - The Interrupt Vector Register holds the vector used during an interrupt acknowledge operation. The native firmware initializes the vector for port A at 200 (octal), the vector for port B at 204, and the vector for the counter/timers at 210. If the MIE bit of the Master Interrupt Control Register is set, bits 1, 2, and 3 of the vector are affected as shown:

Ports A and B

OR-Priority Encoded Vector Mode:

Bit 3 Bit 2 Bit 1 Encodes the number of the highest x x priority bit with a match.

All other modes (see Port Command and Status Register description):

Bit 3	Bit 2	Bit 1	
ORE	IRF	PMF	No error
0	0	0	Error

Counter/Timers

Bit 2	Bit 1		
0	0	Counter/timer	3
0	1	Counter/timer	2
1	0	Counter/timer	1
1	1	Error	

This register is read/write and is unaffected by a reset. The format of the Interrupt Vector Register is shown in Figure x-x.

ADDRESS: 17777004, 17777006, 17777010

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1		l	l	VE	C	1	0	0

Figure x-x Interrupt Vector Register

5.2.7.2 Current Vector Register - The Current Vector Register is a read-only register. When read, it returns the vector that would have been returned during an interrupt acknowledge cycle if the device had had the highest priority interrupt pending. The order of priority (highest to lowest) is counter/timer 3, port A, counter/timer 2, port B, counter/timer 1. If no enabled interrupts are pending or if the PIO is reset, the register will contain a pattern of all 1's. This is useful in a polled environment.

The format of the Current Vector Register is shown in Figure x-x.

ADDRESS: 17777076

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1			l I	\ 	EC	l L	0	0

Figure x-x Current Vector Register

5.2.8 I/O Buffer Control Register

The PIO is protected from the connector by a set of IEEE 488 compatible buffers. The buffers are controlled by the I/O Buffer Control Register (Figure x-x). The register allows the user to configure ports as inputs or outputs. Also, port driver buffers can be configured to operate in open collector or active pull-up mode. This register is cleared upon reset.

ADDRESS: 17777140




Figure x-x I/O Buffer Control Register

Bits	Name	Description
15	PCTT	Port C buffer control - When set, configures the port C drivers as active pull-up drivers. When cleared, the port C drivers are open collector.
14	PABTT	Ports A and B buffer control - When set, configures the port A and B drivers as active pull-up drivers. When cleared, the port A and B drivers are open collector.
13:10	PC DIR	Port C direction - If a bit is set, the corresponding port C bit is a driver. If a bit is cleared, the corresponding port C bit is a receiver.
9	PAHN DIR	Port A high nibble direction - When set, the port A high nibble bits <7:4> are receivers. When cleared, the port A high nibble bits are drivers.
8	PALN DIR	Port A low nibble direction - When set, the port A low nibble bits <3:0> are receivers. When cleared, the port A low nibble bits are drivers.
7:0	PB DIR	Port B direction - If a bit is set, the corresponding port B bit is a driver. If a bit is cleared, the corresponding port B bit is a receiver.

5.3 PROGRAMMING THE I/O PORTS

This section describes how to program the I/O ports and provide example programs. In particular this section describes how to use the I/O ports in the following modes: as bit ports, as ports with handshake, in 16-bit linked mode, and with the DMA controller. The

use of the pattern recognition logic will also be discussed.

5.3.1 Programming The I/O Ports As Bit Ports

Using the I/O ports as bit ports provides up to 20 lines for control and status. Each bit in ports B and C may be independently configured to be an input or an output. Port A must be configured on a nibble (4-bit) basis.

Programming the PIO as a bit port is straightforward. First, the Port Mode Specification Register is used to select the port as a bit port with or without pattern matching. Then the Bit Path Definition Registers are used to determine the polarity, direction, and special characteristics of the bits of the port. If pattern recognition is enabled the Pattern Definition Registers must also be initialized. It is then a simple matter to write to the output data buffer to provide the correct control signals and to read the input data buffer to monitor status.

The following program provides an example for using the PIO in the bit mode:

.TITLE PIO1.MAC

```
This program provides an example of how to program the PIO's I/O ports as bit ports. This program utilizes the PIO loopback connector (Part #H3021 or 54-16227) which makes the following connections:
```

A0 -- B0 A1 -- B1

A7 -- B7 C0 -- C3 C1 -- C2

After this program has been assembled and linked on the development machine use the KUI utility of the KXJll-CA Software Toolkit to load the program into the KXJll-CA to execute as shown in this example:

; SET 2 ; LOAD PIO1.SAV ; EXECUTE ; !ODT ; ! ; !001152 ; !R2/000000 ; !1154/041101 ; !001156/042103 ; !001160/043105

```
1001162/177507
  1001164/041101
 !001166/042103
 !001170/043105
  1001172/000107
 !001174/000000
  1^C
  EXIT
 A non-zero result in R2 indicates that an error has occurred. (Try
  running the test without the loopback connector). Location 1154 is
  the beginning of the output buffer. Location 1164 is the beginning
; of the input buffer.
; Register Assignments
  MIC
          ==
              177000
  MCC
          = =
              177002
  PAMODE ==
              177100
  PAPOL
          ==
              177104
  PADDIR ==
              177106
              177110
  PASIO
          ==
  PADATA ==
              177032
  PBMODE ==
              177120
  PBPOL
          33
              177124
  PBDDIR ==
              177126
          ==
  PBSIO
              177130
  PBDATA ==
              177034
  IOCNTL == 177140
  START::
       MTPS
               #340
                              ; Inhibit recognition of
                              ; interrupts
       ; Initialize PIO
       MOVB
              #1,MIC
                              ; Reset device and inhibit interrupt
                              ; requests
                             ; Enable device (interrupts still
       CLRB
               MIC
                              ; inhibited)
       ; Set-up Port A
       CLRB
              PAMODE
                             ; Port A: bit port, no pattern match
       CLRB
              PAPOL
                             ; Port A bits are non-inverting
              PADDIR
       CLRB
                             ; Port A bits are output bits
       CLRB
             PASIO
                             ; Normal output
       ; Set-up Port B
                             ; Port B: bit port, no pattern match
       CLRB
              PBMODE
       CLRB
              PBPOL
                             ; Port B bits are non-inverting
       MOVB
               #377,PBDDIR
                             ; Port B bits are input bits
       CLRB
               PBSIO
                              ; Normal input
```

```
Set-up the PIO buffers
                               ; configure the PIO buffers for
       MOV #1400, IOCNTL
                                  ; A=output and B=input
        : Initialize GPRs
                                ; Point to data to be output
       MOV
               #OUTBUF,R0
              #INBUF,R1
       VOM
                                ; Point to input data buffer
                                ; R2 will indicate error status
        CLR
                R2
        ; Flush input buffer
        TSTB
               PBDATA
        ; Enable Ports A and B and send the data
               #204,MCC
                                ; Enable ports A and B
                                : Move data out of Port A
1$:
       MOVB
                (RO) + PADATA
        NOP
       MOVB
                PBDATA.(R1)+
                                : and into Port B
         Test to see if done
        TSTB
                (RO)
                                ; IF (RO) is positive
                                ; THEN transfer another byte
        BPL
                1$
                                ; ELSE check if data is valid
        ; Compare original data with received data
                               ; Point to output data buffer
        VOM
                #OUTBUF,R0
                #INBUF,R1
                                : Point to input data buffer
        VOM
        ; Test to see if done
                (R0)
2$:
        TSTB
                                ; IF (RO) is negative
                                ; THEN done comparing
        BMI
                3$
                                ; ELSE do another compare
        CMPB
                (R0)+,(R1)+
                                ; Compare bytes
                                ; IF bytes are equal
        BEQ
                2$
                                ; THEN test another pair
                                  ELSE indicate error
                                ; A non-zero value of R2 indicates
        INC
                R2
                                  an error
                                ; Branch here upon completion
3$:
        BR
                101,102,103,104,105,106,107,-1
OUTBUF: .BYTE
        .EVEN
INBUF:
        .BLKB
                7
.END
        START
```

5.3.2 Programming The I/O Ports As Ports With Handshake

Ports A and B may be configured as ports with handshake to facilitate transferring data on a byte-by-byte basis. Port C is used to provide the handshake lines. In addition, Port C may use the REQUEST line to

utilize a DMA controller to transfer the data. See table 1 for a description of the Port C handshake lines. Figure 1 shows how two PIOs can be connected directly together to transfer data and the handshake lines that are utilized.




Figure x-x PIO Handshake Lines

The handshakes that are available are: Interlocked, Strobed, Pulsed, and 3-Wire. A short description of each handshake type follows:

When using the Interlocked Handshake any action by the PIO must be acknowledged by the external device before the next action can take place. In other words, an output port does not indicate that it has new data available until the external device indicates that it is ready for data. Likewise, and input port does not indicate that it is ready for new data until the external device indicates that the previous byte of data is no longer available, thereby acknowledging the input port's acceptance of the last byte.

The Strobed Handshake uses external logic to "strobe" data into or out of a port. In contrast to the Interlocked handshake, the signal indicating that the port is ready for another data transfer operates independently of the ACKIN input. External logic must ensure the data transfers at the appropriate speed.

The Pulsed Handshake is used to interface to mechanical devices which require data to be held for relatively long periods of time in order to be gated in or out of the device. The logic is the same as the Interlocked Handshake except that Counter/Timer 3 is linked to the handshake logic to add the appropriate delays to the handshake lines.

The 3-Wire Handshake may be used so that one output port can communicate to several input ports simultaneously. This is essentially the same as the Interlocked Handshake except that two individual lines are used to indicate when an input port is ready for data (RFD) and when it has accepted data (DAC). Because this handshake requires three lines only one port can use the 3-Wire Handshake at a time.

Table x-x Port C Handshake Lines
Port C Bits

Port A/B Configuration	Pin C3	Pin C2	Pin Cl	Pin CO
Ports A & B = Bit Ports	Bit I/O	Bit I/O	Bit I/O	Bit I/O
Port A = Input or Output (Interlocked, Strobed, or Pulsed Handshake)*	RFD or DAV	ACKIN	REQUEST or Bit I/O	Bit I/O
	REQUEST or Bit I/O	Bit I/O	RFD or DAV	ACKIN
1			REQUEST or Bit I/O	DAC (Output)
11010 01	•	DAC (Input)	REQUEST or Bit I/O	RFD (Input)
Port A or B = Bidirectional (Interlocked or Strobed Handshake)	RFD or DAV	ACKIN	REQUEST or Bit I/O	IN/OUT

^{*} Both Ports A & B may be specified as input or output ports with the Interlocked, Strobed, or Pulsed Handshakes at the same time if neither uses REQUEST. Only one port can use the Pulsed Handshake at a time.

When Ports A and B are configured as ports with handshake they must also be configured as single- or double-buffered. Double-buffering a port allows more time for the interrupt service routine to respond to a data transfer. A second byte of data is input to or output from the port before the interrupt for the first byte is serviced. A single-buffered port is used where it is important to have byte-by-byte control over the transfer or where it is important to enter the interrupt service routine in a fixed amount of time after the data has been accepted/output.

The REQUEST line may also be used by ports with handshake. This control line enables the PIO to signal the DMA controller of the KXJ11-CA that the port wishes to transfer data without CPU intervention. The operation of the REQUEST line is dependent on the Interrupt on Two Bytes (ITB) bit in the Port Mode Specification Register. If ITB = 0 then the REQUEST line goes active anytime a byte is available to transfer. If ITB = 1 then the REQUEST line does not assert until two bytes are available to transfer. The implementation of the PIO on the KXJ11-CA requires that only Port A be used for DMA transfers. Since the REQUEST line utilizes one of the Port C bits Port B must be programmed as a bit port when Port A uses the REQUEST facility.

The following example programs display the capabilities of the PIO used as a port with handshake:

.TITLE PIO2.MAC

```
This program demonstrates the ability of the PIO to transfer data
on a byte-by-byte basis. The program uses the Interlocked
Handshake to transfer data from Port A to Port B. Both ports are
configured as single-buffered. The PIO loopback connector (part
#H3022 or 54-16227) or a functional equivalent is required to
successfully run this program.
After this program has been assembled and linked on the
development machine use the KUI utility of the KXJ11-CA Software
Toolkit to load the program into the KXJ11-CA to execute as
shown in this example:
SET 2
LOAD PIO2.SAV
EXECUTE
!ODT
!001214
!1262/065151
1001264/066153
!001266/067155
!001270/070157
1001272/000377
!001274/065151
!001276/066153
!001300/067155
!001302/070157
!001304/000000
!^C
EXIT
This verifies that the contents of the output buffer (location 1262
were successfully transferred to the input buffer (location 1274).
      ; Register Assignments
      MIC
                  177000
      MCC
                  177002
              ==
      PAVEC
              ==
                  177004
      PASTAT
              ==
                  177020
      PADATA
             ==
                  177032
      PAMODE
                  177100
              ==
      PAHDSH
             ==
                  177102
      PAPOL
              32
                  177104
      PASIO
              ==
                  177110
      PBVEC
              ==
                  177006
      PBSTAT
              ==
                  177022
      PBDATA
             22
                  177034
      PBMODE
              33
                  177120
      PBHDSH
              22
                  177122
      PBPOL
              22
                  177124
```

```
177130
     PBSIO
             32
     PCPOL
                  177012
              **
     PCDDIR == 177014
      IOCNTL == 177140
START::
                             ; Inhibit recognition of interrupts
    MTPS
             #340
                             ; Reset device and inhibit interrupt
    MOVB
             #1,MIC
                             ; requests from the PIO
                             ; Enable device (interrupts still
    CLRB
             MIC
                               inhibited)
    MOVB
             #200, PAVEC
             #OUT,@#200
    MOV
                             ; Set up Port A interrupt vector
             #340,@#202
                             ; ... and PSW
    VOM
             #204, PBVEC
    MOVB
             #IN,@#204
                             ; Set up Port B interrupt vector
    MOV
                            .: ... and PSW
    VOM
             #340,@#206
     ; Set-up Port A
                             ; Port A: Output Port, single-buffered
             #220,PAMODE
    MOVB
                             ; Use interlock handshake
             PAHDSH
     CLRB
                             ; Port A bits are non-inverting
             PAPOL
     CLRB
                            ; Normal output
     CLRB
             PASIO
                            ; Enable Port A interrupts
     MOVB
            #300,PASTAT
     ; Set-up Port B
                             ; Port B: Input Port, single-buffered
            #120,PBMODE
     MOVB
                             ; Use interlock handshake
             PBHDSH
     CLRB
                             ; Port B bits are non-inverting
             PBPOL
     CLRB
                             ; Normal input
             PBSIO
     CLRB
                             ; Enable Port B interrupts
             #300,PBSTAT
     MOVB
     ; Set-up the Port C handshake lines.
     ; All handshake lines are configured as inputs - even
     ; if they aren't!
                            ; Port C bits are inputs
     MOVB
             #377,PCDDIR
     ; Set-up the PIO buffers
                            ; configure the PIO buffers for A=out
             #165400, IOCNTL
     MOV
                             ; B=input, C0,C2=input, C1,C3=output
     ; Set-up data areas
                             ; Point to Output Buffer
             #OUTBUF,R0
     VOM
                             ; Point to Input Buffer
     VOM
             #INBUF,R1
     ; Enable Interrupts
                             ; Enable ports A, B, and C
             #224,MCC
     MOVB
                             ; Enable MIC
     MOVB
             #200,MIC
                             ; Enable recognition of interrupts
             #0
     MTPS
```

```
; Start the first transfer
                #200,PASTAT
                              ; Set IP to initiate a transfer
        BR
                                ; Wait here for the interrupts
   OUT::
        TSTB
               (R0)
                                ; IF (R0) are negative
        BMI
                1$
                                ; THEN transfers are complete
                                ; ELSE transfer another byte
        MOVB
                (R0)+,PADATA
                                ; Move byte to the Port A output data
                                  register
        BR •
1$:
        MOVB
                #240,PASTAT
                                ; Clear IP when done
        MOVB
2$:
                #140,PASTAT
                                ; Clear IUS on each pass
        RTI
   IN::
        MOVB
                PBDATA, (R1)+
                                ; Move byte from Port B input data
                                  register
       MOVB
                #140,PBSTAT
                                ; Clear IUS on each pass
        RTI
OUTBUF: .BYTE
                151,152,153,154,155,156,157,160,-1
        .EVEN
INBUF:
       .BLKB
                10
        .END
                START
```

5.3.2.1 Example -

.TITLE PIO3.MAC

```
This program is basically the same as PIO2.MAC with the
with the exception that the ports are double-buffered. The PIO loopback connector (part #H3022 or 54-16227) or a
functional equivalent is required to successfully run this program.
After this program has been assembled and linked on the
development machine use the KUI utility of the KXJ11-CA Software
Toolkit to load the program into the KXJ11-CA to execute as
shown in this example:
SET 2
LOAD PIO3.SAV
EXECUTE
! ODT
1001214
11272/065151
1001274/066153
1001276/067155
1001300/070157
1001302/000377
1001304/065151
1001306/066153
1001310/067155
1001312/070157
1001314/000000
!^C
EXIT
This verifies that the contents of the output buffer (location 1272
were successfully transferred to the input buffer (location 1304).
```

; Register Assignments

177000 MIC == 177002 MCC 33 == 177004 PAVEC 177020 PASTAT 33 177032 33 PADATA 177100 32 PAMODE 177102 PAHDSH **=** = PAPOL 177104 == 177110 PASIO == 177006 PBVEC == 177022 PBSTAT == == 177034 PBDATA 177120 PBMODE ==

```
KXJ11-CA User's Guide
                           PRELIMINARY 4/3/86
PARALLEL I/O CONTROLLER (PIO)
             PBHDSH
                         177122
             PBPOL
                     ==
                         177124
             PBSIO
                         177130
             PCPOL
                     33
                         177012
             PCDDIR ==
                         177014
             IOCNTL
                     3 3
                         177140
       START::
            MTPS
                     #340
                                      ; Inhibit recognition of interrupts
            MOVB
                     #1,MIC
                                      ; Reset device and inhibit interrupt
                                        requests from the PIO
             CLRB
                     MIC
                                     ; Enable device (interrupts still
                                        inhibited)
            MOVB
                     #200, PAVEC
            VOM
                     #OUT, @#200
                                     ; Set up Port A interrupt vector
            VOM
                     #340,@#202
                                     ; ... and PSW
            MOVB
                     #204, PBVEC
            MOV
                     #IN,@#204
                                     ; Set up Port B interrupt vector
            MOV
                     #340,@#206
                                     ; ... and PSW
            ; Set-up Port A
            MOVB
                     #240, PAMODE
                                     ; Port A: Output Port, double-buffered
            CLRB
                    PAHDSH
                                     ; Use interlock handshake
            CLRB
                   PAPOL
                                     ; Port A bits are non-inverting
            CLRB
                    PASIO
                                     ; Normal output
            MOVB
                    #300,PASTAT
                                     ; Enable Port A interrupts
            ; Set-up Port B
            MOVB
                    #140,PBMODE
                                     ; Port B: Input Port, double-buffered
            CLRB
                    PBHDSH
                                     ; Use interlock handshake
            CLRB
                    PBPOL
                                     ; Port B bits are non-inverting
            CLRB
                    PBSIO
                                     ; Normal input
            MOVB
                    #300,PBSTAT
                                     ; Enable Port B interrupts
            ; Set-up the Port C handshake lines.
               All handshake lines are configured as inputs - even
               if they aren't!
            MOVB
                    #377,PCDDIR
                                     ; Port C bits are inputs
            ; Set-up the PIO buffers
                    #165400, IOCNTL
                                     ; configure the PIO buffers for A=out
                                     ; B=input, C0,C2=input, C1,C3=output
            ; Set-up data areas
            MOV
                    #OUTBUF,RO
                                     ; Point to Output Buffer
            MOV
                    #INBUF,Rl
                                     ; Point to Input Buffer
            ; Enable Interrupts
            MOVB
                    #224,MCC
                                     ; Enable ports A, B, and C
```

	MO VB MTPS	#200,MIC #0		Enable MIC Enable recognition of interrupts
		the first transf #200,PASTAT		Set IP to initiate a transfer
	BR	•	;	Wait here for the interrupts
OUT::	TSTB BMI MOVB MOVB BR MOVB MOVB RTI	(R0) 1\$ (R0)+,PADATA (R0)+,PADATA 2\$ #240,PASTAT #140,PASTAT	** ** ** ** ** **	IF (R0) are negative THEN transfers are complete ELSE transfer another byte Move 1st byte to the Port A output data register Move 2nd byte to the Port A buffer register Clear IP when done Clear IUS on each pass
IN::	MOVB MOVB RTI	PBDATA,(R1)+ PBDATA,(R1)+ #140,PBSTAT	;;;	Move 1st byte from Port B input data register Move 2nd byte from Port B buffer register Clear IUS on each pass
OUTBUF:	.BYTE .EVEN .BLKB	151,152,153,154, 10	, 1	55,156,157,160,-1
	. END	START		

5.3.2.2 Example -

```
This example shows something a little more practical - one
  KXJ11-CA transferring data to another. Two programs follow:
  one accepts data through Port B using the double-buffered
  mode (PIO4I.MAC); the second one sends data out of Port A
  using the double buffered mode (PIO40.MAC). In order to
  successfully run these programs the KXJll-CAs must be connected by a "straight-thru" ribbon cable which is given a half twist.
  In other words, it should make the same connections that the
  PIO loopback connector does. (Al-Bl, A2-B2,...A7-B7,C0-C3,C1-C2).
  Each program should be assembled and linked separately on the
  development machine. Then use the KUI utility of the KXJ11-CA
  Software Toolkit to load the programs into the KXJ11-CAs to execute
  as shown in this example:
  SET 3
 LOAD PIO41.SAV
 EXECUTE
  SET 2
  LOAD PIO40.SAV
 EXECUTE
 SET 3
  !ODT
  1001130
 !1152/065151
 1001154/066153
 1001156/067155
 1001160/070157
  1001162/000000
  ! ^C
 This verifies that the data was successfully transferred to
 the input buffer of KXJ11-CA #3.
.TITLE PIO41.MAC
```

; Register Assignments

== 177000

MCC == 177002

PBVEC == 177006

PBSTAT == 177022

PBDATA == 177034

PBMODE == 177120

PBHDSH == 177122

PBPOL == 177124

PBDDIR == 177126

MIC

```
PBSIO
                    177130
                    177014
       PCDDIR ==
                    177140
        IOCNTL
                #
 START::
       MTPS
                #340
                                 : Inhibit recognition of interrupts
                                 : Reset device and inhibit interrupt
       MOVB
                #1,MIC
                                 ; requests from the PIO
       CLRB
                MIC
                                 ; Enable device (interrupts still
                                    inhibited)
       MOVB
                #204, PBVEC
                #IN,@#204
       VOM
                                 ; Set up Port B interrupt vector
       MOV .
                #340,@#206
                                 ; ... and PSW
       MOVB
                #140,PBMODE
                                 ; Port B:
                                            Input Port, double-buffered
       CLRB
                PBHDSH
                                 : Use interlock handshake
       CLR
                PBPOL
                                 ; Port B bits are non-inverting
                                 ; Normal input
       CLR
                PBSIO
       MOVB
                #300, PBSTAT
                                 ; Enable Port B interrupts
       MOVB
                #377,PCDDIR
                                 ; Port C bits are inputs
                                 ; configure the PIO buffers for A=out
       VOM
                #165400, IOCNTL
                                    B=input, C0,C2=input, C1,C3=output
       MOV
                #INBUF, R1
                                 ; Point to input data buffer
                #220,MCC
                                 ; Enable ports B and C
       MOVB
       MOVB
                #200,MIC
                                 ; Enable MIC
       MTPS
                #0
                                 ; Enable recognition of interrupts
       BR
                                 ; Wait here for the interrupts
 IN::
       MOVB
                PBDATA, (R1)+
                                 ; Move 1st byte from Port B input data
                                    register
       MOVB
                PBDATA, (R1)+
                                 ; Move 2nd byte from Port B buffer
                                    register
                                 ; Clear IUS on each pass
                #140, PBSTAT
       MOVB
       RTI
        .BLKB
                10
INBUF:
```

.END

START

```
KXJ11-CA User's Guide
                        PRELIMINARY 4/3/86
PARALLEL I/O CONTROLLER (PIO)
```

5.3.2.3 Example -

```
.TITLE PIO40.MAC
```

```
; Register Assignments
MIC
           177000
MCC
        ==
            177002
PAVEC
        ==
            177004
PASTAT
            177020
       ==
PADATA
            177032
       ==
PAMODE
       ==
            177100
PAHDSH
            177102
       ==
PAPOL
            177104
        ==
PADDIR
            177106
PASIO
            177110
        ==
PCPOL
            177012
        ==
PCDDIR
            177014
       ==
IOCNTL
            177140
       ==
```

START::

MTPS	#340	;	Inhibit recognition of interrupts
MOVB	#1,MIC	• ;	Reset device and inhibit interrupt
	•		requests from the PIO
CLRB	MIC		Enable device (interrupts still
		•	inhibited)
		,	11111210047
MOVB	#200,PAVEC		•
MOV	#OUT,@#200		Set up Port A interrupt vector
MOV			
MOV	#340,@#202	į	and PSW
MOVB	#240,PAMODE		Port & Output Bort double-buffered
	•		Port A: Output Port, double-buffered
CLRB	PAHDSH		Use interlock handshake
CLR	PAPOL		Port A bits are non-inverting
CLR	PASIO		Normal output
MOVB	#300,PASTAT	;	Enable Port A interrupts
MOVB	#377,PCDDIR	:	Port C bits are inputs
	,	•	
MOV	#165400, IOCNTL	:	configure the PIO buffers for A=out
		:	B=input, C0,C2=input, C1,C3=output
		•	
MOV	#OUTBUF,R0	:	Point to output data buffer
		•	
MOVB	#24,MCC	;	Enable ports A and C
MOVB	#200,MIC		Enable MIC
MTPS	#0	•	Enable recognition of interrupts
MOVB	#200, PASTAT		Set IP to initiate a transfer
BR	•		Wait here for the interrupts
	•		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

OUT::

	TSTB BMI	(RO) 1\$; IF (R0) are negative ; THEN all data has been transferred ; ELSE do another transfer						
	MOVB	(RO)+,PADATA	<pre>; Move lst byte to the Port A output ; data register</pre>						
٠.	MOVB	(RO)+,PADATA	; Move 2nd byte to the Port A buffer ; register						
	BR	2\$	•						
1\$:	MOVB	#240,PASTAT	; Clear IP when done						
2\$:	MOVB RTI	#140,PASTAT	; Clear IUS on each pass						
OUTB	::E • •		•						
OUID	BYTE	151,152,153,154,155,156,157,160,-1							
	.END	START							

5.3.2.4 Example -

· ;

The following two programs demonstrate how the DTC may be used to transfer data from the PIO to KXJ11-CA local memory. DTC transfers may only be accomplished using Port A of the PIO. It is not possible to properly connect two PIOs with a ribbon cable because the handshake lines will not align correctly when connecting Port A to Port A. Therefore it is necessary to build a cable that makes the following connections:

	Input Port	A		Output Port	A
٠	A0		<>	- A0	
	Al		<>	Al	
	•			•	
	. A7		<>	A 7	
	C2		<>	C3	
	C3		<>	C2	

It is also necessary to place a jumper between posts M48 and M49 so that the REQUEST line from the PIO may signal the DTC. For more information about programming the DTC please refer to Section x.x.

After each program has been assembled and linked on the development machine use the KUI utility of the KXJ11-CA Software Toolkit to load the programs into a KXJ11-CA to execute as shown in this example:

```
SET 3
LOAD PIOSI.SAV
EXECUTE
SET 2
LOAD PIOSO.SAV
EXECUTE
SET 3
! ODT
1001140
!1140/000777
!001142/065151
!001144/066153
1001146/067155
!001150/070157
!001152/001602
!^C
```

Examining the contents of the input buffer (location 1142) verifies that the data was successfully transferred.

5.3.2.5 Example -.TITLE PIO51.MAC ; This program transfers data from Port A of the PIO ; to local memory by utilizing the DTC ; Register Assignments MMREG 174470 CMDREG == 174454 174444 CASTF1 33 174440 CAOF1 33 177000 MIC == 177002 MCC == 177004 PAVEC 33 177020 PASTAT 33 177032 32 PADATA 177100 PAMODE == 177102 PAHDSH 32 177104 PAPOL 32 PADDIR == 177106 PASIO == 177110 PCPOL == 177012 22 177014 PCDDIR 177140 IOCNTL == START:: : Inhibit recognition of interrupts MTPS #340 ; Initialize the DTC - for more information on the DTC ; refer to Section x.x. ; Load Master Mode Reg to Disable DTC #154,MMREG MOVB ; Reset the DTC CLRB CMDREG ; Load the CH1 Register SEG/TAG #0,CASTF1 MOV ; Load the CH1 Register Offset #RELOAD, CAOF1 MOV ; Load Master Mode Reg to Enable DTC #155,MMREG MOVB : Start Chain Channel 1 #241,CMDREG MOVB : Initialize the PIO ; Reset device and inhibit interrupt MOVB #1,MIC requests from the PIO ; Enable device (interrupts still CLRB MIC inhibited) ; Set-up Port A Input Port, single-buffered ; Port A: MOVB #120,PAMODE ; Use interlock handshake, input MOVB #70,PAHDSH REQUEST

CLR

PAPOL

: Port A bits are non-inverting

```
CLR
                    PASIO ·
                                     ; Normal input
           MOVB
                    #2,PCPOL
                                     ; Invert pin Cl - this is the line
                                      that is used for the REQUEST signal
           MOVB
                    #377,PCDDIR
                                     ; Port C bits are inputs
           MOV
                    #164377, IOCNTL
                                    ; configure the PIO buffers for A=in
                                     ; B=output, C0,C2=input, C1,C3=output
           VOM
                    #INBUF,R1
                                    ; Point to input data buffer
           MOVB
                    #24.MCC
                                    ; Enable ports A and C
           BR
                                  ; Wait here while the DMA transfers
                                    ; take place
   INBUF:
           .BLKB
                    10
; Chain Load Region
RELOAD: .WORD
                001602 ; Reload Word <Select CARA, CARB, COPC, CM>
        .WORD
                000020 ; Current Address Register A Seg/Tag
                padata+1; Current Address Register A Offset
        .WORD
                         ; <This local address is the source,
                         ; its address is held constant, since
                         ; the DTC is doing byte transfers specify
                         ; the source address high byte>
        .WORD
                000000
                         ; Current Address Register B Seg/Tag
        .WORD
                inbuf
                         ; Current Address Register B Offset
                         ; <This local address is the destination>
        .WORD
                000010 ; Current Operation Count <Transfer 8 words>
        . WORD
                000000
                         ; Channel Mode Register High
        .WORD
                000001
                         ; Channel Mode Register Low
                         ; <No match conditions, do nothing upon
                         ; completion, transfer type = Single Transfer
; CARA = source, byte transfers>
        .END
                START
```

5.3.2.6 Example -.TITLE PIOSO.MAC This program transfers data out of Port A of the PIO utilizing the DTC ; Register Assignments MMREG == 174470 CMDREG == 174454 CASTF1 174444 == CAOF1 == 174440 MIC == 177000 MCC 22 177002 PAVEC == 177004 PASTAT == 177020 PADATA 22 177032 PAMODE 177100 == PAHDSH == 177102 PAPOL == 177104 PADDIR == 177106 PASIO == 177110 PCPOL **3** 3 177012 PCDDIR == 177014 IOCNTL 177140 32 START:: MTPS #340 ; Inhibit recognition of interrupts ; Initialize the DTC MOVB #154,MMREG ; Load Master Mode Reg to Disable DTC CLRB CMDREG ; Reset the DTC VOM #0,CASTF1 ; Load the CH1 Register SEG/TAG VOM #RELOAD, CAOF1 ; Load the CH1 Register Offset MOVB #155,MMREG ; Load Master Mode Reg to Enable DTC MOVB #241,CMDREG ; Start Chain Channel 1 ; Initialize the PIO MOVB #1,MIC ; Reset device and inhibit interrupt requests from PIO CLRB MIC ; Enable device (interrupts still inhibited) ; Set-up Port A MOVB #220.PAMODE ; Port A: Output Port, single-buffered MOVB #050,PAHDSH ; Use interlock handshake, output REQUEST CLR PAPOL ; Port A bits are non-inverting CLR PASIO ; Normal output

```
; Pin Cl must be inverted - this is
        MOVB
                 #2,PCPOL
                                 : the line used to signal the DTC
                                 ; Port C bits are inputs
                 #377,PCDDIR
        MOVB
                                 ; configure the PIO buffers for A=out
                 #165400, IOCNTL
        VOM
                                 ; B=input, C0,C2=input, C1,C3=output
                                 ; Point to output data buffer
                 #OUTBUF, RO
        MOV
                                 ; Enable ports A and C
                 #24,MCC
        MOVB
                                  ; Wait here while the DMA transfers
         BR
                                  ; complete
  OUTBUF::
                 151,152,153,154,155,156,157,160,-1
         .BYTE
         .EVEN
; CHAIN LOAD REGION
                         ; Reload Word <Select CARA, CARB, COPC, CM>
                 001602
RELOAD:
         .WORD
                         ; Current Address Register A Seg/Tag
                 000000
         .WORD
                         ; Current Address Register A Offset
                 outbuf
         .WORD
                         : <This local address is the source>
                        ; Current Address Register B Seg/Tag
                 000020
         . WORD
                 padata+1; Current Address Register B Offset
         . WORD
                         : <This local address is the destination,
                           Hold the address, must specify high byte
                            for byte transfer>
                        ; Current Operation Count <Transfer 8 words>
                 000010
         .WORD
                          ; Channel Mode Register High
                 000000
         . WORD
                         ; Channel Mode Register Low
                 000001
         .WORD
                          ; <No match conditions, do nothing upon
                            completion, transfer type = Single Transfer
                           CARA = source, byte transfers>
                 START
         .END
```

5.3.3 PROGRAMMING THE PIO COUNTER/TIMERS

This section describes how to program the PIO Counter/Timers and provides example programs demonstrating their capabilities.

Each of the three PIO Counter/Timers provides up to four lines for external access. If these external lines are used the corresponding port pins must be available and programmed in the proper direction. The following table displays which port pins correspond to the

KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

Counter/Timer external access lines: Table x-x PIO Counter/Timer External Access Lines


Function	C/T	1	C/T	2	C/T.3
Counter/Timer Output Counter Input Trigger Input Gate Input	Port Port Port Port	B5 B6	Port Port Port Port	B1 B2	Port C0 Port C1 Port C2 Port C3

The first step in programming a PIO Counter/Timer is to specify which (if any) external lines are to be used, the output duty cycle, and whether the cycle is continuous or single-cycle. The following figures display the available output duty cycles:


Output Duty Cycles

If Time Constant Value = 5

· Pulse Output Mode




One-Shot Mode



If Time Constant Value = 8

Square Wave Mode



Next, the Time Constant Registers must be loaded. Each Counter/Timer contains two of these registers which are used to form the 16-bit

value that is loaded into the down-counter when the Counter/Timer is triggered.

If external lines are to be used then the corresponding port pins should be programmed as bit ports with the correct data direction. Finally, the Counter/Timer enable bit for that port must be enabled in the Master Configuration Control Register.

The down-counter is loaded and the countdown sequence is initiated when the Counter/Timer is triggered. This trigger may occur because the Trigger Command Bit (TCB) in the Command and Status Register is set or because an external trigger input was asserted. Once the countdown is initiated it will continue towards the terminal count as long as the Gate Command Bit (GCB) in the Command and Status Register is set and the Gate Input is held asserted (if it is enabled). If a trigger occurs during a countdown sequence the action taken is determined by the Retrigger Enable Bit (REB). If REB = 0 then the trigger is ignored, but if REB = 1 then the down-counter is reloaded and a new countdown is initiated.

When the terminal count is reached the state of the Continuous/Single Cycle bit (C/SC) in the Mode Specification Register is examined. If C/SC = 0 then the countdown sequence stops. If C/SC = 1 then the time constant is reloaded and a new countdown is initiated. If the Interrupt Enable Bit (IE) is set an interrupt request is generated when the down-counter reaches its terminal count. If a terminal count occurs while the Interrupt Pending Bit (IP) then an error is indicated by the Interrupt Error (ERR) bit.

The following program provides an example of how to program the PIO Counter/Timers:

.TITLE CT1.MAC

This program demonstrates how to utilize one of the Counter/Timers on the KXJ11-CA. Counter/Timer 1 will be used in this program. This counter/timer is clocked at a 500 ns rate. The time constant used for the counter is 50,000. Therefore the countdown sequence will take 25 ms. $(500 \text{ ns } \times 50,000 = 25,000,000 \text{ ns } = 25 \text{ ms})$. The interrupt service routine waits until the countdown sequence has completed 40 times and then outputs an 'A' out of the console port. This should happen approximately one time a second. (25 ms x 40 = 1 s).After this program has been assembled and linked on the development machine use the KUI utility of the KXJll-CA Software Toolkit to load the program into the KXJll-CA to execute as shown in this example: SET 2 LOAD CT1.SAV EXECUTE EXIT

KXJ11-CA User's Guide PRELIMINARY 4/3/86 PARALLEL I/O CONTROLLER (PIO)

Notice that the 'A's keep on coming after you exit KUI! ; Register Assignments MIC 33 177000 MCC , == 177002 CTVEC == 177010 CTICON == 177024 CTlHI == 177054 CTILO == 177056 CTIMOD 177070 33 START:: MTPS #340 ; Disable recognition of interrupts MOVB #1,MIC ; Reset PIO **CLRB** MIC ; Enable PIO (Interrupts disabled) MOVB #210,CTVEC VOM #ISR,@#210 ; Initialize Counter/Timer vector VOM #340,@#212 and ISR address CLR Rl ; Used as a counter MOVB #200,CT1MOD ; Select continuous mode, no external ; access, pulse output MOVB #203,CT1HI ; CT1HI and CT1LO combine to form MOVB #120,CT1LO 141520(8) = 50000(10)MOVB #100,MCC ; Enable Counter/Timer 1 MOVB #200,MIC ; Enable PIO interrupts MTPS #0 ; Enable recognition of interrupts BISB #306,CT1CON ; Set IE,GCB,TCB - this starts the countdown BR ; Wait here for the interrupts ISR: INC R1 ; Increment the counter CMP R1,#40. ; IF this is not the 40th time BNE 2\$ THEN count again CLR Rl ELSE clear the counter and... MOVB #101,@#177566 send an 'A' to the console The console in this case is the KXJ11-CA console - NOT the development system console. Therefore you'll have to hook a terminal up to SLU1 to see the 'A's pop out. 2\$: MOVB #44,CT1CON ; Clear IUS and IP but don't bother GCB RTI .END START

CHAPTER 6

SERIAL LINE UNITS (SLUS)

6.1 OVERVIEW

The KXJ11-CA has two serial line units (SLUs), SLU1 and SLU2.

SLU1 is also called the console port and is designed around the DLART (DC319) chip. SLU1 is dedicated for a console device. For details on the operation and programming of the DLART, refer to the DLART Data Sheet included as part of this documentation package.

SLU2 is also called the multiprotocol serial controller (MPSC) and has two independent channels, A and B. SLU2 is designed around the uPD7201 chip. For details on the operation of the MPSC, refer to the MPSC Data Sheet included as part of this documentation package. There are three timers associated with SLU2 designed around the 8254 chip. Information on these timers is included here for completeness. Refer to the 8254 Data Sheet included as part of this documentation package for operational details.

The material that follows is of a summary nature and describes the DLART and MPSC functions implemented on the KXJ11-CA.

6.2 CONSOLE SERIAL PORT (SLU1)

SLUL provides the following features and capabilities for the console serial line:

- o Asynchronous operation
- o Error detection overrun, framing, and BREAK detection
- o Internal baud rate generation from 300 to 38.4 K baud
- o Common baud rate for both transmitter and receiver
- o 50- and 60-Hz real-time clock interrupt outputs

o One stop bit only

6.2.1 SLU1 (Console) Registers

The console serial port (SLU1) is based on the DLART (DC319) chip. All SLU1 registers are contained in this chip. SLU1 has a receiver and a transmitter each of which has a control/status register and a buffer register. These registers are described in the sections that follow. Note that these registers are the ones used for console ODT operations.

6.2.1.1 Receiver Control/Status Register (RCSR) - The Receiver Control/Status Register (RCSR) is used to monitor and control the operation of the SLU1 receiver. This register is read-only.

ADDRESS: 17777560




Figure x-x Receiver Control/Status Register (RCSR)

Bits	Name	Description Not used (read as zeros)
15:12		NOT used (read us seros)
11	RCV ACT	Receiver active - When set, the receiver is active. Set when the start bit of the input serial data is received. When cleared, the receiver is inactive. Cleared at the expected time of reception of the stop bit (after RCV DN is set).
10:8		Not used (read as zeros)
7	RCV DN	Set after a character has been received and is in the receiver buffer register (RBUF). Cleared when the character is read

from RBUF.

6	RCV IE	When set, allows an interrupt request to be made when bit 7 (RCV DN) is set. When cleared, disables interrupts from RCV DN.
5:0		Not used (read as zeros)

6.2.1.2 Receiver Buffer Register (RBUF) - The Receiver Buffer Register (RBUF) holds the most recent byte received and contains break and error information for this byte. RBUF is read-only.

ADDRESS: 17777562




Figure x-x Receiver Buffer Register (RBUF)

Bits	Name	Description
15	ERR	Error - Set when bit 14 (OR ERR) or bit 13 (FR ERR) is set. Cleared when the condition causing the error is cleared.
14	OR ERR	Overrun error - Set when a received byte is loaded into bits 7:0 (RCV DATA) before bit 7 of the RCSR (RCV DN) is cleared. This occurs when a new byte is received before the reception of the previous byte is complete. This bit is updated each time a byte is received.
13	FR ERR	Framing error - Set when a received byte is loaded into bits 7:0 (RCV DATA) without a valid stop bit. FR ERR is updated each time a byte is received.
12		Not used (read as zero)
11	RCV BRK	Receive break - Set when the receiver's serial input line goes from a mark to a

		condition for 11 bit times after reception starts. Cleared when serial input returns to the mark condition.				
10:8	<i>V.</i> ,	Not used (read as zeros)				
7:0	RCV DATA	Receive data - Contains the most recent byte received. Each time a byte is received, the RCV DN bit in the RCSR is set.				

space condition and stays in the space

6.2.1.3 Transmitter Control/Status Register (XCSR) - The Transmitter Control/Status Register (XCSR) is used to monitor and control the operation of the SLU1 transmitter. Bits <15:7> of this register are read-only. Bits <6:0> are read/write.

ADDRESS: 17777564




Figure x-x Transmitter Control/Status Register (XCSR)

Bits	Name	Description
15:8		Not used (read as zeros)
7	X RDY	Transmit ready - When set, the Transmitter Buffer Register (XBUF) is ready to accept a byte. Cleared when XBUF is written.
6	X IE	Transmit interrupt enable - When set, allows an interrupt request to be made when bit 7 (X RDY) is set. When cleared, disables interrupts from X RDY.
5:3	PB	Programmable baud rate - These bits determine the transmitter and receiver baud rate as shown:

PB Baud Rate

	KXJ11-CA	User's Guide PRELIMINARY 4/3/86 SERIAL LINE UNITS (SLUS)
		000 300 001 600 010 1200 011 2400 100 4800 101 9600 110 19200 111 38400
2	М	Maintenance - When set, external serial data input to SLU1 is disabled and the transmitter serial output is connected to the receiver serial input. This allows selftesting of SLU1.
1	PBE	Programmable baud rate - When set, the baud rate is determined by PB. When cleared, the baud rate is determined by a source external to SLU1.
0	X BRK	Transmit break - When set, the serial output line is forced to a space condition.

6.2.1.4 Transmitter Buffer Register (XBUF) - The Transmitter Buffer Register (XBUF) holds the most recent byte transmitted. Bits <15:8> of this register are read-only. Bits <7:0> are read/write.

ADDRESS: 17777566

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00_
0	0	0	0	0	0	0	0			XM	T DA	TA			

Figure x-x Transmitter Buffer Register (XBUF)

Bits	Name	Description
15:8		Not used (read as zeros)
7:0	XMIT DATA	Transmit data - Contains the next byte to be transmitted. When the X RDY bit in the XCSR is clear, XMIT DATA is copied into a shift register (the serial data

output register) for transmission. XMIT DATA is loaded with the next byte to be transmitted, which sets X RDY. When X RDY is cleared, the operation is repeated:

6.2.2 Examples

6.3 MULTIPROTOCOL SERIAL CONTROLLER (SLU2)

SLU2 provides the KXJ11-CA with the following features and capabilities:

- o Two full duplex channels
 - Channel A provides full modem control
 - Channel B provides data and timing leads only
- o Each channel may be operated in one of three modes:
 - Asynchronous
 - o 5, 6, 7, or 8 Data bits
 - o 1, 1-1/2, or 2 Stop bits
 - o Odd, Even, or No Parity
 - Break generation and detection
 - o Interrupt on Parity, Overun, or Framing Errors
 - Character-oriented synchronous
 - o Monosync, Bisync, and External Sync Operations
 - o Software Selectable Sync Characters
 - o Automatic Sync Insertion
 - o CRC Generation and Checking
 - Bit-oriented synchronous
 - o HDLC and SDLC Operations

- o Abort Sequence Generation and Detection
- o Automatic Zero Insertion and Detection
- o Address Field Recognition
- o CRC Generation and Checking
- o I-Field Residue Handling
- o Programmable Baud Rates
- o Double Buffered Transmitted Data
- o Quadruply Buffered Received Data
- o Programmable CRC Algorithm
- o Channel A may utilize the DMA controller to transfer data.

6.3.1 Synchronous/Asynchronous Serial Line (SLU2) Registers

SLU2 is a synchronous/asynchronous serial device with two independent channels, A and B. SLU2 is based on the uPD7201 chip. The registers associated with SLU2 are summarized in Table x-x.

Table x-x SLU2 Registers

Address	Access	Descriptio	n
17777520	RW	KXJll Cont	rol/Status Register A
17775736 17775734 17775732 17775730 17775724 17775722 17775720	W W W R R R	SLU2 Timer SLU2 Timer SLU2 Timer SLU2 Timer SLU2 Timer	Control Register 2 Data Register 1 Data Register 0 Data Register 2 Data Register 1 Data Register 0 Data Register 0 Data Register
Channel A Address	Channel B Address	Access	Description
17775706 17775704 17775702 17775700	17775716 17775714 17775712 17775710	W W R R	Transmitter Control Register Receiver Status Register

KXJ11 Control/Status Register A is contained in the GAS on-board gate


array. The timer data and control registers are contained in an on-board Intel 8254-2 timing controller chip. The other registers are contained in SLU2 itself, i.e., the uPD7201 chip.

6.3.1.1 KXJ11 Control/Status Register A (KXJCSRA) - This register contains control information which affects the overall operation of SLU2. The register is cleared whenever the KXJ11-CA is powered up or reinitialized.

KXJll Control/Status Register A has the following format:

Figure x-x KXJ11 Control/Status Register A

ADDRESS: 17777520



Bits	Name	Description
15:8		Not used (read as ones)
7	CNT IE	Programmable counter interrupt enable - When set, interrupts from programmable timer/counter 2 are enabled. When cleared these interrupts are inhibited.
6	RTC IE	Real time clock interrupt enable - When set, interrupts from the on-board real-time clock (RTC) are enabled. When cleared, these interrupts are disabled.
5		Not used (read/write)
4	TERM IN SER	Terminal in service - For use with modems. When set, Terminal In Service (IS) is asserted and incoming calls. can be connected. When cleared, IS is not asserted.
3	TT108/2	Modem connected - For use with modems. When set, Terminal Ready (TR) is asserted. When cleared, TR is not asserted.
2	SYNCM A	Clock select channel A - When set, SLU2 channel A receives its clock from the on-board baud rate generator. When cleared, channel A receives its clock from an external source.
1	SLU2BR EN	Party line enable - Used when the KXJ11-CA is configured for party line operation. When set, SLU2 channel B can not receive party line data. When cleared, party line data reception for channel B is enabled.
0	SYNCM B	Clock select channel B - When set, SLU2 channel B receives its clock from the on-board baud rate generator. When cleared, channel B receives its clock from an external source.

6.3.1.2 Timer Registers - There are three independent timers associated with SLU2. These timers, labeled 0, 1, and 2 are contained in an on-board 8254-2 timing controller chip. Timer 0 and timer 1 run at 9.8304 MHz and are used to determine the baud rates for SLU2 channels A and B, respectively. Timer 2 is a general purpose 800-Hz

clock capable of generating interrupts at priority level 6. Interrupts from the 800-Hz timer are enabled and disabled via bit 7 of KXJll-CA Control Register A (see Section x.x).

Each timer has a Control Register and a Data Register. To use a timer, its Control Register is loaded first with configuration information. Then, its Data Register is loaded with the number of clock "ticks" the timer is to count.

The baud rates for channels 0 and 1 can be set by loading a "divider ratio" into a Data Register. For synchronous transmission,

Divider ratio = 9830.4 K / synchronous baud rate

For asynchronous transmission,

Divider ratio = 614.4 K / asynchronous baud rate

6.3.1.2.1 SLU2 Timer Control Registers - There are three Timer Control Registers, one for each timer. They all have the same format as shown in Figure x-x.

ADDRESS: 17775736

15	14	13	12	11	10	09	80	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1	s	C L	F	iw L		M	L	BCD

Figure x-x Timer Control Register Format (Timers 0, 1, and 2)

Bits	Name	Description	
15:8		Not used (re	ead as ones)
7:6	SC	Select count	ter - Determines which selected or whether a read is issued.
		SC 00 01 10 11	Selection Select counter 0 Select counter 1 Select counter 2 Issue read back command
		If a read ba <5:0> of the defined as f	ack command is issued, bits Timer Control Register are follows:
		Bit 5	Definition Count - When set, latches the contents of the Timer Counter Data Register(s) specified by bits <3:1>. The contents of the register(s) are interpreted as a count of clock "ticks".
		4	Status - When set, latches the contents of the Timer Counter Data Register(s) specified by bits <3:1>. The contents of the register(s) are interpreted as status information.
		3	When set, specifies counter 2
		2	When set, specifies counter 1
		1	When set, specifies counter 0
		0	Must be zero
5:4		information :	Determines which byte of is read/written to/from a egister or whether a counter is issued.
		RW 00 01	Selection Issue counter latch command Read/write least significant byte only Read/write most significant
	6_	11	-

PRELIMINARY 4/3/86

KXJ11-CA User's Guide SERIAL LINE UNITS (SLUS)

3:1

byte only
Read/write least significant
byte first, then most
significant byte.

If a counter latch command is issued, bits <3:0> of the Timer Control Register are "don't care" bits and are not interpreted.

Mode select - selects the operational mode of the timer. See the uPD7201 Data Sheet for descriptions of these modes.

M	Mode
000	Interrupt on terminal count
001	Reserved
010	Baud rate generator
011	Square wave
100	Software triggered strobe
101	Reserved
110	Reserved
111	Reserved

0 BCD

M

BCD enable - When set, indicates that the information in the Timer Data Register is to be interpreted in binary coded decimal (BCD) format (four decades). When cleared, the data is interpreted in 16-bit binary format.

6.3.1.2.2 SLU2 Timer Data Registers - There are six Timer Data Registers, two for each timer. Each timer has one register for read data and another register for write data. They all have the format shown in Figure x-x except when status data is read. In that case, the format is as shown in Figure x-x.

ADDRESS: 17775720, 17775722, 17775724, (READ-ONLY) 17775730, 17775732, 17775734, (WRITE-ONLY)

15	14	13	12	11	10	09	08_	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1			<u> </u>	<u> </u>	<u>.</u>		<u>.</u>	

Figure x-x Timer Data Register Format (Read and Write Registers 0, 1, and 2)

Bits	Name	Description
15:8		Not used (read as ones)
7:0	D	Counter data - specifies a number of timer clock "ticks".

ADDRESS: 17775720, 17775722, 17775724,




Figure x-x Timer Data Register Format When Used as a Timer Status Register

Bits	Name	Description
15:8		Not used (read as ones)
7	OUTPUT	Output - When set, the corresponding timer output signal is asserted. The state of this bit is the same as the state of the timer's pin on the 8254-2 chip.
6	NULL	Null - When cleared, a new count has been written and is ready to be read. When set, the counter contains a "null count" value which should not be read unless the user desires the previous (not updated) count.
5:4	RW	Read/write - Determines which byte of information is read/written to/from a Timer Data Register or whether a counter latch command is issued.

RW	Selection
00	Issue counter latch command
01	Read/write least significant byte only
10	Read/write most significant
10	byte only
11	Read/write least significant
	byte first, then most
	significant byte.

If a counter latch command is issued, bits

		<pre><3:0> of the Timer Control Register are "don't care" bits and are not interpreted.</pre>
3:1	М	Mode select - selects the operational mode of the timer.
		M Mode 000 Interrupt on terminal count 001 Reserved 010 Baud rate generator 011 Square wave 100 Software triggered strobe 101 Reserved 110 Reserved 111 Reserved
0	BCD	BCD enable - When set, indicates that the information in the Timer Data Register is to be interpreted in binary coded decimal (BCD) format (four decades). When cleared, the data is interpreted in 16-bit binary format.

6.3.1.3 SLU2 Control Registers - Each channel has a set of eight write-only Control Registers numbered 0 through 7. Control Register 0 can be written directly. Control Registers 1 through 7 are accessed by first writing Control Register 0 bits <2:0> and then writing the desired Control Register. This section describes each of the Control Registers.

6.3.1.3.1 Control Register 0 -

ADDRESS: 17775704, 17775714

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	_00
1	1	1	1	1	1	1	1	CF	RC		СМО	1		RP	

Figure x-x Control Register 0

Bits	Name	Descript	ion
15:8		Not used	(read as ones)
7:6	ÇRC	COULLOT A	rol - The following commands the operation of the cyclic cy check (CRC) circuitry:
•		CRC 00	Mode Null - No effect. Used when setting other fields in Control Register 0 such as the register pointer field.
		01	Reset receiver CRC checker - In synchronous mode, resets the CRC checker to zeros. In SDLC mode, resets the CRC checker to ones.
		10	Reset transmitter CRC generator - In synchronous mode, resets the CRC generator to zeros. In SDLC mode, resets the CRC generator to ones.
		11	Reset idle/CRC latch - Clears the idle/CRC latch. When a transmitter underrun occurs, the transmitter enters the CRC phase of operation and begins to send the CRC character calculated up to that point. Then the latch is set. If the underrun condition persists, idle characters are sent after the CRC character. This latch is set when the channel is initialized.
5:3	CMD	Commands - specified	The following SLU2 commands are by this field:
		CMD 000	Command Null - No effect. Used when setting other fields in Control Register 0 such as the register pointer and the CRC command field.

transmitted.

Send abort - Used in SDLC mode. Causes an SDLC abort code to be

001

KXJ11-CA User's Guide SERIAL LINE UNITS (SLUS)

- Reset external/status interrup...
 Clears any pending external interrupts and allows new interrupts to be detected.
- Channel reset Disables the channel's receivers and transmitters (transmitter outputs are set high) and sets modem control outputs high.

 Disables interrupts and clears all DMA and interrupt requests.


 All Control Registers must be rewritten after a channel reset command. One NOP instruction must be executed before a new command can be written.
- 100 Enable interrupt on next character Used when operating in Interrupt on First Character mode. Reenables the interrupt logic for the next received character.
- 101 Reset pending transmitter interrupt/DMA request Clears a pending Transmitter Buffer Becoming Empty interrupt or DMA request without sending another character.
- 110 Error reset Clears a Special Receive Condition interrupt. Clears parity and overrun errors.
- 111 End of interrupt (Channel A only) Typically included as part of an interrupt service routine. Reenables lower priority devices in the interrupt daisy chain for servicing of any pendin interrupts.

2:0 RP

Register pointer - Specifies which Control Register will be written or which Status Register will be read next. When the KXJ11-CA is reset or initialized, this field is set to 000 which allows the writing of Control Register 0 or the Reading of Status Register 0. Following a read or write to a Control Register other than 0, this field is set to 000.

6.3.1.3.2 Control Register 1 -

ADDRESS: 17775704, 17775714, RP = 001, WRITE ONLY



Bits	Name	Description
15:8		Not used (read as ones)
7:5		Must be zero
4:3	RIM	Receiver interrupt mode - Determines how a channel handles received characters.
		RIM Interrupt Mode 00 Receiver interrupts/DMA request disabled - Disables interrupt or DMA requests from this channel if a character is received (polled mode).
		Interrupt on first character only - Causes an interrupt to be issued for the first character received after an enable interrupt on first character command has been given (see description of Control Register 0). If the channel is in DMA mode, a DMA request is issued for each character received including the first.
		Interrupt on all received characters - Causes an interrupt to be issued whenever a character is present in the channel's receive buffer. A DMA request is issued if the channel is in DMA mode. A parity error is considered a Special Receive Condition.
		Interrupt on all received characters - This is similar to 10, described previously. The difference is that is parity error is not considered to be a Special Receive Condition.
2	SAV	Status affects vector - Must be 1 for channel B, must be 0 for channel A. This setting insures that the vector loaded into Status Register 2, channel B is modified to indicate the cause of the interrupt.
1	XMIT IE	Transmit interrupt enable - When set, this channel will issue an interrupt when the transmitter buffer becomes empty or when

the transmitter enters an Idle phase and begins transmitting sync or flag characters.

0 EXT IE

External status interrupt enable - When set, this channel will issue an interrupt when any of the following occur: transition of a Carrier Detect (CD) input, transition of a Clear to Send (CTS) input, transition of sync input, entering or leaving synchronous Hunt Phase break detection or termination, SDLC abort detection or termination, Idle/CRC latch becoming set.

MODE

6.3.1.3.3 Control Register 2 - Channel A -

ADDRESS: 17775704, RP = 010, WRITE-ONLY

	15	14	12	12						CIVE						
1			13	12	11	10	09	80	07	06	05	04	02	02		
١	1	1	1	1	1	1	1	1	~			04	03	02		00
٠						1		,	U	0	0	1	0	PRI	0	
		F	gur	е х-	x Co	ontro	ol R	egis	ter	2 -	Cha	nnel	A			DMA .

Bits	Name	Description
15:8		Not used (read as ones)
7:3		Must be 00010
2	PRI	Priority - If both channels A and B are in interrupt mode the interrupt priority is:
		RxA > TxA > RxB > TxB > extA > extB if PRI is cleared and
		RxA > RxB > TxA > TxB > extA > extB if PRI is set.
		If channel A is in DMA mode and channel B is in interrupt mode, the interrupt priority is:
		RxA > RxB > TxB > extA > extB
1		Must be zero
0	DMA MODE	DMA mode - If set, channel A operates in DMA mode and channel B does not. If cleared, neither channel A nor B operates in DMA mode.

6.3.1.3.4 Control Register 2 - Channel B - Control Register 2 for channel B holds the SLU2 interrupt vector. Although the register is programmed via channel B, the same vector is used for interrupts on both channel A and B. Initially, the KXJ11-CA firmware loads this vector with an octal value of 70. If bit 2 in Control Register 1 is set, the contents of this register will be modified according to the type of interrupt that occurs. The modified vector is obtained from Status Register 2 (see section x.x).


ADDRESS: 17775714, RP = 010, WRITE-ONLY

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	1	1	1	1	1	1	1	1				VEC	TOR			
•				L.,								L	f I	1 1	1	1

Figure x-x Control Register 2 - Channel B

6.3.1.3.5 Control Register 3 -


ADDRESS: 17775704, 17775714, RP = 011, WRITE-ONLY



Bits	Name	Description
15:8		Not used (read as ones)
7:6	BPC	Bits per character - Specifies the number of data bits per received character.
		BPC Bits Per Character 00 5 01 6 10 7 11 8
5	AUTO ENB	Auto enable - When set, causes Carrier Detect (CD) to act as an enable for the receiver and Clear to Send (CTS) to act as the enable for the transmitter.
4	HUNT	Hunt - When set, causes the receiver to enter a hunt phase. This is typically done to restore synchronization. When the receiver is enabled, a hunt begins and a transfer can occur only when character synchronization has been achieved. The hunt phase is also automatically entered wheneve a channel is reset.
3	RCV CRC	Receiver CRC enable - When set, enables CRC calculation. When cleared, disables (budoes not reset) the receiver CRC generator.
2	ADDR SRCH	Address search mode - This bit must be zero in non-SDLC modes. If this bit is set in SDLC mode, character assembly does not begin until the 8-bit character (secondary address field) following the starting flag of a message matches either the address programmed into Control Register 6 or the global address llllllll (binary).
1	SYNC LOAD	Sync character load inhibit - When set, prevents the loading of sync characters into the receive buffer. Meaningful only in synchronous mode. When using CRC, this bit should be used to strip only the leading sync characters preceding a message and not the embedded sync characters. Protocols using other types of block checking, however, may use this bit to strip the embedded sync characters.
0	RCV IE	Receiver enable - When set, enables this channel's receiver. When cleared, disables the receiver.

6.3.1.3.6 Control Register 4 -

ADDRESS: 17775704, 17775714, RP = 100, WRITE-ONLY



Bits	Name	Description
15:8		Not used (read as ones)
7:6	CLK ,	Clock rate - Specify the relationship between the transmitter and receiver clock inputs and the actual data rate. When operating in synchronous mode, CLK must be 00.
		CLK Clock Rate 00 1 x data rate 01 16 x data rate 10 32 x data rate 11 64 x data rate
5:4	М	Sync Mode - Selects which synchronous protocol to use if this channel has been programmed in a synchronous mode.
		M Protocol 00 Monosynch 01 Bisynch 10 SDLC 11 External Synch
3:2	SB	Stop bits/synchronous mode - Specifies whether the channel is to be used in synchronous or asynchronous mode. In asynchronous mode, this field also specifies the number of stop bits used by the transmitter. The receiver always uses one stop bit.
		Mode Synchronous mode Asynchronous mode, 1 stop bit Asynchronous mode, 1.5 stop bits Asynchronous mode, 2 stop bits
1	PAR	Parity sense - When set, causes even parity generation and checking. When cleared, causes odd parity generation and checking.
0	PAR ENB	Parity enable - When set, causes an extra bit containing parity information to be concatenated with each transmitted character. Also causes parity checking to be performed for each received character.

6.3.1.3.7 Control Register 5 -

ADDRESS: 17775704, 17775714, RP = 101, WRITE-ONLY

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	1 50	<i>,</i> 1	1	1	1	1	1	1	0	В	l PC					
•	Figure Name					·x Co	ontro	ol R ipti	egis on	ster	5	BRK	XMI	CRO	RTS	XMIT

15:8

Bits

Not used (read as ones)

7

2

Must be zero

6:5 BPC

Transmitted bits per character - Specifies the number of data bits per transmitted character.

BPC	Bits/Character
00	5 or less
01	7
10	6
11	8

Note that for five or less bits/character, the data must be formatted as follows:

Bits/Character	Format
1	1111000d
2	111000dd
3 -	11000ddd
4	1000dddd
5	000ddddd

Where d represents a data bit. The most significant data bit is always in the leftmost position.

4	BRK	Send break - When set, forces this channel's transmitter data output low (spacing).
3	XMIT ENB	Transmitter enable - When this channel is reset, this bit is cleared. The transmitter data output is forced high (marking) and the transmitter is disabled until this bit is se

CRC polynomial select - When set, the CRC-16 polynomial is selected (X**16 + X**15 + X**2 + 1). When cleared, the CRC-CCITT polynomial is selected (X**16 + X**12 + X**5

CRC SEL

+ 1). The CRC-CCITT polynomial must be selected when in SDLC mode.

1 RTS

Request to Send - When set, asserts RTS. When cleared, deasserts RTS. In synchronous and SDLC modes, RTS is asserted immediately In asynchronous mode, RTS is asserted only when the transmitter data buffer is completely empty.

0 XMIT CRC

Transmitter CRC enable - When set, enables this channel's transmitter CRC generator. When cleared, the CRC calculation is not performed. Setting and clearing this bit includes or excludes individual characters from a CRC calculation. If this bit is cleared when a transmitter underrun occurs, the CRC will not be sent.

6.3.1.3.8 Control Register 6 - Control Register 6 holds sync byte 1 which has different meanings in different modes:

- o Monosync The 8-bit sync character transmitted during the Idle phase.
- o Bisync The least significant 8 bits of the 16-bit transmit and receive sync character.
- o SDLC A secondary address value which is matched to the Secondary Address field of the SDLC frame when in Address Search mode.
- o External Sync The sync character transmitted during the Idle phase.

ADDRESS: 17775704, 17775714, RP = 110, WRITE-ONLY

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1,	1	1	1				SYI	NC BY	TE		
			<u> </u>		L	<u> </u>				<u> </u>	L				

Figure x-x Control Register 6

6.3.1.3.9 Control Register 7 - Control Register 7 holds sync byte 2 which has different meanings in different modes:

- o Monosync The 8-bit sync character matched by the receiver.
- O Bisync The most significant 8 bits of the 16-bit transmit and receive sync character.
- o SDLC Must contain the flag character (01111110) matched by the receiver.
- o External Sync Control Register 7 is not used in external sync mode.

ADDRESS: 17775704, 17775714, RP = 111, WRITE-ONLY


15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
1	1	1	1	1	1	1	1				SYN	C BYT	E 2		

Figure x-x Control Register 7

6.3.1.4 SLU2 Status Registers - Channel A has two read-only Status Registers numbered 0 and 1. Channel B has three read-only Status Registers numbered 0 through 2. A Status Register is read by first writing Control Register 0 with an appropriate register pointer. Then, a read to address 17775700 (for channel A) or 17775710 (for channel B) produces the status data. This section describes each of the Status Registers.

6.3.1.4.1 Status Register 0 -

ADDRESS: 17775700, 17775710



Bits	Name	Description
15:8		Not used (read as ones)
7	₿R/AB	Break/Abort - When set in asynchronous receive mode, indicates that a break sequence has been detected. A break occurs when the data input is held low (spacing) for more than one character time. Cleared when the input returns high (marking). An External/Status interrupt if enabled occurs when the state of this bit changes. When set in SDLC mode, indicates that an abort sequence (seven or more 1's) has been detected.
6	IDLE	Idle - Indicates the state of the Idle/CRC latch used in synchronous and SDLC modes. This bit is set during a reset operation. Cleared by a Reset Transmit Underrun/EOM Latch command.
5	CS	Clear to send - This bit reflects the state of the CTS input for this channel. When set, CTS is asserted. Any transition of this bit causes an External/Status interrupt request.
4	SS	Sync status - Meaning depends upon the operating mode of this channel.
		Asynchronous: Reflects the state of the SYNC input. When set, SYNC is asserted. Any transition of this bit causes an External/Status interrupt request.
		External sync mode: Similar to asynchronous mode. A low-to-high transition of this bit indicates that synchronization has been achieved and character assembly has begun.
	,	Monosync, Bisync, SDLC modes: When set, indicates that the receiver is in the Sync Hunt phase of operation. When cleared, indicates that the receiver is in the Receive Data phase.
3	DCD	Data carrier detect - Reflects the state of the DCD input. When set, DCD is asserted. Any transition of this bit causes an External/Status interrupt request.

2 XBE

Transmitter buffer empty - When set, indicates that the transmitter buffer is empty, except during transmission of CRC characters in synchronous mode. When cleared, indicates the transmitter buffer is loaded. This bit is set during a reset operation.

l IP


Interrupt pending (Channel A only) -Used in conjunction with the interrupt vector register (Status Register 2, channel B) to determine the status of an SLU2 interrupt. In Non-vectored Interrupt mode, this bit is set when Status Register 2, channel B is read. The low three bits of this Status Register indicate the cause of the interrupt. In Vectored Interrupt mode, the Interrupt Pending bit is set when SLU2 is the highest priority device requesting interrupt service. In either mode, the bit is cleared when an End of Interrupt command is issued and there are no other pending interrupt requests. This bit is zero for channel B.

0 RCA

Received character enable - When set, indicates that one or more characters are available in the receiver buffer. Once all the available characters have been read, this bit is cleared until a new character has been received.

6.3.1.4.2 Status Register 1 -

ADDRESS: 17775700, 17775710, RP = 001, READ-ONLY



Bits	Name	Description
15:8		Not used (read as ones)
7	EOF	End of frame - This bit is valid only in SDLC mode. When set, indicates that a valid ending flag has been received and that the CRC error flag and residue code is valid. Cleared by an Error Reset command or upon reception of the first character of the next frame.
6	FE	Framing error - When set in asynchronous mode, indicates that no stop bit has been detected at the end of a received character. When set in synchronous modes, indicates that the calculated CRC value does not match the last two bytes received. This bit is cleared by issuing an Error Reset command.
5 .	OR	Overrun error - When set, indicates that the receiver buffer has been overloaded. The receiver buffer (FIFO) can contain three characters. If a fourth character is received, the last character in the buffer is overwritten. This error bit remains latched until an Error Reset command is issued.
4	PE	Parity error - When set, indicates that parity checking has been enabled and that the parity of a received character does match the programmed sense (even/odd). This bit remains set until an Error Reset command is issued.
3:1	RC	SDLC residue code - These bits are valid only in SDLC mode. The data portion of an SDLC message may consist of a non-integral number of characters. Since transfers are character oriented, the residue code provides the capability to receive any leftover bits. See the uPD7201 Data Sheet for a table of residue codes corresponding to characters of various lengths.
0	AS	All sent - When set in asynchronous mode, indicates that the transmitter buffer is empty. When cleared in asynchronous mode, indicates that a character is present in the transmitter buffer or shift register.

KXJ11-CA User's Guide PRELIMINARY 4/3/86 SERIAL LINE UNITS (SLUS)

In synchronous modes, this bit is always

.....

6.3.1.4.3 Status Register 2 (Channel B Only) -

ADDRESS: 17775710, RP = 010, READ-ONLY

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
15	1	1	1	1	1	1	`1		V	c	_			s	

Figure x-x Status Register 2 (Channel B Only)

_		
Bits	Name	Description
15:8		Not used (read as ones)
7:3	VEC	<pre>Interrupt vector - Contains bits <7:3> of the vector contained in Control Register 2, channel B (see Section x.x).</pre>
2:0	s	Status modifiers - These three bits indicate the following:
		S Description 111 No Interrupt Pending 1000 Channel B Transmitter Buffer Empty 1001 Channel B External/Status Change 1000 Channel B Received Character Availabl 1001 Channel B Special Receive Condition 1000 Channel A Transmitter Buffer Empty 1001 Channel A External/Status Change 1001 Channel A Received Character Availabl 1001 Channel A Received Character Availabl 1001 Channel A Special Provision

111 has two meanings. They may be distinguished by examining bit 1 of Status Register 0, channel A (Interrupt Pending).

Channel A Special Receive Condition

111

^{6.3.1.5} SLU2 Transmitter Registers - There are two Transmitter Data Registers, one for each channel. The format of these registers is shown in Figure x-x.

ADDRESS: 17775706, 17775716

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	.00
1	1	1'''	11	1	1	1	1		l	TRA	NSN	IT DA	TA		

Figure x-x Transmitter Registers A and B

6.3.1.6 SLU2 Receiver Registers - There are two Receiver Registers (data registers), one for each channel. The format of these registers is shown in Figure x-x.

ADDRESS: 17775702, 17775712

15 14	13	12	11	10	09	08	07	06	05	04	03	02	01	00_
1 1	1	1	1	1	1	1		1	RE	CEIV	E DAT	A	l	

Figure x-x Receiver Registers A and B

6.3.2 Examples

The following programs provide 'skeletons' on which to base user application programs.

.TITLE SLU1.MAC

This program utilizes the uPD7201 to transfer serial data. The data will be transfered out of Channel A and received by Channel A so a loopback connector is required (Part #H3022 or 54-16229-01). This example transfers the data in asynchronous mode using interrupts.

After this program has been assembled and linked on the development machine use the KUI utility of the KXJ11-CA Software Toolkit to load the program into the KXJ11-CA to execute as shown in this example:

SET 2 LOAD SLU1.SAV EXECUTE LODT 1

```
1001206
   1001302/041101
   1001304/042103
   1001306/043105
   1001310/044107
   1001312/041101
   1001314/042103
   1001316/043105
   1001320/044107
  !001322/000000
   !R4/000000
   !CTRL/C
   EXIT
   This verifies that the data was successfully transfered.
   the address of the transmit buffer and 1312 is the address of the
   receive buffer. R4=0 verifies that no external or special
   condition interrupts were received.
   Register Definitions
       STATA == 175700
                              ; Channel A status register
       RBUFA == 175702
                               ; Channel A receiver
       CNTRLA == 175704
                               ; Channel A Control register
       TBUFA == 175706
                               ; Channel A transmitter
       STATB == 175710
                               ; Channel B status register
       CNTRLB == 175714
                               ; Channel B control register
       TIMREG == 175736
                               ; Timer control register
       TIMERO == 175730
                               ; Timer 0 data register
START::
  This section initializes the KXJ11-CA system environment
      MTPS
              #340
                               ; Disable recognition of interrupts
      MOV
              #ISR,@#70
                               ; SLU2 interrupts at location 70
      MOV
              #340,@#72
                               ; Let the ISR run at priority 7
      CLR
                               ; This is the transmit char counter
      MOV
              #TBUF,R2
                              ; R2 points to the transmit buffer
              #RBUF,R3
      MOA
                              ; R3 points to the receive buffer
      CLR
              R4
                              ; This counter keeps track of external
                                 status changes and special receive
                                 receive conditions
  This section initializes the bit rate generator
      MOVE
              #26, TIMREG
                              ; Select timer 0, low byte only,
```

```
; mode 3, binary
                              ; This divider selects 9600 bps
      MOVB
              #64.,TIMERO
  This section initializes the 7201 for asynch operation
      MOVB #30, CNTRLA
                              ; Reset Channel A
                              ; Wait for reset to complete
      NOP
              #30,CNTRLB
                              ; Reset Channel B
      MOVB
                              ; Wait for reset to complete
      NOP
                              ; Point to CR2A
              #2, CNTRLA
     MOVB
                              ; Setup bus interface options:
              #24, CNTRLA
     , WOAB
                              ; No DMA, RxA>RxB>TxA..., Non-Vectored
                              ; Point to CR4
              #4, CNTRLA
      MOVB
                              ; Set operation mode:
              #104, CNTRLA
      MOVB
                              ; No parity, asynch mode, 1 stop bit,
                                clock rate = 16x data rate
                              ; Point to CR3
      MOVB
              #3,CNTRLA
                              ; Enable receiver, char length = 8
              #301,CNTRLA
      MOVB
                              ; Point to CR5
              #5, CNTRLA
      MOVB
                              ; Enable transmitter, Char length = 8
      MOVB
              #152,CNTRLA
                              ; Point to CRO
              CNTRLA
      CLRB
                              ; Reset External/Status Interrupts
              #20,CNTRLA
      MOVB
                              ; Point to CR1
              #1, CNTRLA
      MOVB
                              ; Transmit IE, Interrupt on all
      MOVB
               #36, CNTRLA
                               ; received chars, enable condition
                                  affects vector
MAIN::
                               ; Enable recognition of interrupts
      MTPS
               #0
                               ; Send first character
               (R2)+,TBUFA
      MOVB
                               ; Stay here while the interrupts occur
       BR
ISR::
                              ; Point to SR2B
       MOVB
               #2,CNTRLB
                              ; Store the condition affects vector
       MOVB
               STATE, -(SP)
                              ; on the stack
          This section inspects the condition affects vector to
       ; determine the cause of the interrupt
                               ; Rotate bit 0 into the carry bit
               (SP)
       ROR
                               ; If this bit was set then the
       BCS
               EXT
                              : interrupt was caused by a special
                              ; receive condition or an external/
                               ; status change
                               : Rotate bit 1 into the carry bit
               (SP)
       ROR
                              ; If this bit was set then the
       BCS
               RCV
```

KXJ11-CA User's Guide PRELIMINARY 4/3/86 SERIAL LINE UNITS (SLUS)

```
interrupt was caused by a received
                                   character
          If neither of the above conditions was
       ;
          satisfied then the interrupt must have
          been caused by the transmitter buffer
          going empty
XMIT::
       INC
               R0
                                ; Increment the xmit char counter
       CMP
               RO,#8.
                                ; IF this is the eight char
       BEQ
               1$
                                  THEN branch to 15
       MOVB
               (R2)+,TBUFA
                                ; ELSE send another char
       BR
               IDONE
                                    and return
1$:
       MOVB
               #50,CNTRLA
                                ; reset pending xmit interrupt
       BR
               IDONE
                                   request - then return
RCV::
       MOVB
               RBUFA,(R3)+
                                ; Store this character
       BR
               IDONE
                                  and return
           This program does not take any special action if an
EXT::
           External/Status interrupt or Special Receive Condition
           occurs. Just note that it occurred (there shouldn't be
           any) and continue.
        INC
                R4
                                ; Increment the counter
                                   and return
IDONE:: TST
                (SP)+
                                ; Fix the stack
        MOVB
                #70,CNTRLA
                                ; Issue end of interrupt command
        RTI
                                   and return to main program
TBUF::
        .BYTE
                101,102,103,104,105,106,107,110
RBUF::
       .BLKB
                8.
        .END
                START
```

.TITLE SLU2.MAC

```
This example program for the uPD7201 transfers serial data via
a loopback connector (part #H3022 or 54-16229) between Channel
A's transmit and receive using the DMA controller. No ISR is included in this example as it is meant to show how the uPD7201
and the DTC may work together. A 'real-life' program should
include an ISR which monitors any External or Special Receive
condition interrupts. For more information regarding the programming of the DTC please refer to Section x.x.
After this program has been assembled and linked on the
development machine use the KUI utility of the KXJ11-CA Software
Toolkit to load the program into the KXJ11-CA to execute as
shown in this example:
SET 2
LOAD SLU2.SAV
EXECUTE
!ODT
!001234
!1276/041101
1001300/042103
1001302/043105
1001304/044107
!001306/041101
1001310/042103
1001312/043105
1001314/044107
!001316/000000
!CTRL/C
EXIT
This verifies that the data was transered successfully. The
transmit buffer begins at address 1276 and the receive buffer
begins at address 1306.
Register Assignments
    MMREG
                 174470
                              ; Master Mode Register
                 174454
    CMDREG
                              ; Command Register
    CASTF0
                 174446
                              ; Chan O Chain Address Seq/Taq Field
             ==
    CAOF0
                              ; Chan O Chain Address Offset Field
             33
                 174442
                              ; Chan 1 Chain Address Seg/Tag Field
    CASTF1
             32
                 174444
    CAOF1
            ==
                 174440
                              ; Chan 1 Chain Address Offset Field
    STATA == 175700
                              ; Channel A status register
    RBUFA == 175702
                              ; Channel A receiver
    CNTRLA == 175704
                             ; Channel A Control register
    TBUFA == 175706
                             ; Channel A transmitter
    STATB == 175710
                              ; Channel B status register
```

: Channel B control register

CNTRLB == 175714

KXJ11-CA User's Guide PRELIMINARY 4/3/86 SERIAL LINE UNITS (SLUS)

```
TIMREG == 175736
                                ; Timer Control register
       TIMERO == 175730
                                ; Timer O Data register
START::
  This section initializes the KXJ11-CA system environment
        MTPS
                #340
                                 ; Disable recognition of interrupts
        MOV
                #TBUF,R2
                                 ; R2 points to the transmit buffer
        MOV
                #RBUF,R3
                                 ; R3 points to the receive buffer
  This' section initializes the bit rate generator
        MOVB
                #26, TIMREG
                                 ; Select timer 0, low byte only,
                                  mode 3, binary
        MOVB
                #64. TIMERO
                                 ; This divider selects 9600 bps
  This section initializes the 7201 for asynch operation
       MOVB
                #30, CNTRLA
                                 ; Reset Channel A
       NOP
                                 ; Wait for reset to complete
       MOVB
                #30, CNTRLB
                                ; Reset Channel B
       NOP
                                ; Wait for reset to complete
       MOVB
                #2, CNTRLA
                                ; Point to CR2A
       MOVB
                #25, CNTRLA
                                ; Setup bus interface options:
                                ; Chan A DMA, RxA>RxB>TxA...,
                                ; Non-Vectored
       MOVB
                #4, CNTRLA
                                ; Point to CR4
       MOVB
                #104, CNTRLA
                                ; Set operation mode:
                                ; No parity, asynch mode, 1 stop bit,
                                   clock rate = 16x data rate
       MOVB
               #3, CNTRLA
                                ; Point to CR3
       MOVB
               #301, CNTRLA
                                ; Enable receiver, char length = 8
       MOVB
               #5, CNTRLA
                                ; Point to CR5
       MOVB
               #152, CNTRLA
                                ; Enable transmitter, Char length = 8
       CLRB
               CNTRLA
                                ; Point to CRO
       MOVB
               #20, CNTRLA ·
                                ; Reset External/Status Interrupts
       MOVB
               #1,CNTRLA
                                ; Point to CR1
       MOVB
               #16, CNTRLA
                                ; Transmit IE, Interrupt on 1st
                                   received char and issue DMA request
                                   enable condition affects vector
 This section initializes the DMA controller
       CLRB
               CMDREG
                                ; Reset the DTC
```

```
MOV
                #0,CASTF0
                                 ; Load Chain Address Register Seg/Tag
        MOV
                #LOADO, CAOFO
                                 ; Load Chain Address Register Offset
        MOV
                #0,CASTF1
                                 ; Load Chain Address Register Seg/Tag
        MOV
                #LOAD1,CAOF1
                                 ; Load Chain Address Register Offset
        MOVB #115,MMREG
                                 ; Load Master Mode Reg to Enable DTC
        MOVB
                #240,CMDREG
                                 ; Start Chain Channel 0
        MOVB
                #241,CMDREG
                                 ; Start Chain Channel 1
MAIN::
        BR
                                 ; Stay here while the DMA transfers
                                           occur
        ; Chain Load Region
        LOAD1:
                . WORD
                        001602 ; Reload Word <Select CARA, CARB, COPC, CM>
        .WORD
                000000
                        ; Current Address Register A Seg/Tag
        .WORD
                TBUF
                        ; Current Address Register A Offset
                        ; <This local address is the source>
        .WORD
                000020
                        ; Current Address Register B Seg/Tag
        .WORD
                TBUFA+1 ; Current Address Register B Offset
                        ; <This local address is the destination>
        .WORD
                000010
                        ; Current Operation Count <Transfer 8 bytes>
                000020
        .WORD
                        ; Channel Mode Register High
        .WORD
                000001
                        ; Channel Mode Register Low
                        ; <No match conditions, do nothing upon
                           completion, transfer type = single transfer
                           CARA = source, byte transfers>
                001602 ; Reload Word <Select CARA, CARB, COPC, CM>
LOADO:
        .WORD
        .WORD
                000020
                        ; Current Address Register A Seq/Tag
        . WORD
                RBUFA+1; Current Address Register A Offset
                        ; <This local address is the source>
        .WORD
                000000
                        ; Current Address Register B Seg/Tag
        .WORD
                RBUF
                        ; Current Address Register B Offset
                        ; <This local address is the destination>
                000010
        .WORD
                        ; Current Operation Count <Transfer 8 bytes>
        .WORD
                000000
                        ; Channel Mode Register High
        .WORD
                000001
                       ; Channel Mode Register Low
                        ; <No match conditions, do nothing upon
                           completion, transfer type = single transfer
                           CARA = source, byte transfers>
```

101,102,103,104,105,106,107,110

TBUF::

BYTE

KXJ11-CA User's Guide PRELIMINARY 4/3/86 SERIAL LINE UNITS (SLUs)

RBUF:: .BLKB 10

.END START

APPENDIX A

MEMORY MAP SUMMARY

A.1 REGISTER SUMMARY

Table x-x lists all the registers in the KXJll-CA and specifies the addresses associated with these registers.

Table x-x KXJll-CA Registers

KXJ11-CA Address	Register
17772200 - 17772216 17772220 - 17772236 17772240 - 17772256 7772260 - 17772276 _/772300 - 17772316 17772320 - 17772336 17772340 - 17772356 17772360 - 17772376	Supervisor I Space PDR0 - PDR7 Supervisor D Space PDR0 - PDR7 Supervisor I Space PAR0 - PAR7 Supervisor D Space PAR0 - PAR7 Kernel I Space PDR0 - PDR7 Kernel D Space PDR0 - PDR7 Kernel I Space PAR0 - PAR7 Kernel D Space PAR0 - PAR7
17772516	Memory Management Register 0 (MMR3)
17774400 17774402 17774404 17774406 17774410 17774412 17774416 17774420 17774422 17774424 17774426 17774430 17774431 17774434	DTC CH1 Current B Address Offset DTC CH0 Current B Address Offset DTC CH1 Base B Address Offset DTC CH0 Base B Address Offset DTC CH1 Current A Address Offset DTC CH1 Current A Address Offset DTC CH1 Base A Address Offset DTC CH1 Base A Address Offset DTC CH0 Base A Address Offset DTC CH1 Current B Address Segment/Tag DTC CH1 Current B Address Segment/Tag DTC CH1 Base B Address Segment/Tag DTC CH0 Base B Address Segment/Tag DTC CH1 Current A Address Segment/Tag DTC CH1 Current A Address Segment/Tag DTC CH0 Current A Address Segment/Tag DTC CH1 Base A Address Segment/Tag DTC CH1 Base A Address Segment/Tag
17774440 17774442 17774444 774446	DTC CH1 Chain Address Offset DTC CH0 Chain Address Offset DTC CH1 Chain Address Segment/Tag DTC CH0 Chain Address Segment/Tag

```
PIO Master Interrupt Control Register
PIO Master Configuration Control Register
PIO Port A Interrupt Vector Register
PIO Port B Interrupt Vector Register
PIO Port B Interrupt Vector Register
PIO Counter/Timer Interrupt Vector Register
PIO Port C Data Path Polarity Register
PIO Port C Special I/O Control Register
PIO Port A Command and Status Register
PIO Port B Command and Status Register
PIO Counter/Timer 1 Command and Status Register
PIO Counter/Timer 2 Command and Status Register
PIO Port A Data Register
PIO Port B Data Register
PIO Port B Data Register
PIO Port B Data Register
PIO Counter/Timer 1 Current Count (MSB)
PIO Counter/Timer 1 Current Count (MSB)
PIO Counter/Timer 2 Current Count (MSB)
PIO Counter/Timer 2 Current Count (MSB)
PIO Counter/Timer 3 Current Count (MSB)
PIO Counter/Timer 1 Time Constant (MSB)
PIO Counter/Timer 2 Time Constant (MSB)
PIO Counter/Timer 2 Time Constant (MSB)
PIO Counter/Timer 3 Time Constant (MSB)
PIO Counter/Timer 5 Time Constant (MSB)
PIO Counter/Timer 
//77000
17777002
17777004
17777006
17777010
17777012
17777014
17777016
       7777000
   17777020
    17777022
    17777024
    17777026
  17777030
17777032
17777034
17777036
   17777040
   17777042
   17777044
   17777046
17777050
   17777052
   17777054
   17777056
  17777060
   17777062
'777064
   17777066
   17777070
  17777072
  17777074
   17777076
   17777100
  17777102
 17777104
17777106
17777110
  17777112
                                                                   PIO Port A Pattern Polarity Register (PPR)
PIO Port A Pattern Transition Register (PTR)
PIO Port A Pattern Mask Register (PMR)
PIO Port B Mode Specification Register
PIO Port B Handshake Specification Register
PIO Port B Data Path Polarity Registers
PIO Port B Data Direction Registers
PIO Port B Special I/O Control Registers
PIO Port B Pattern Polarity Registers (PPR)
PIO Port B Pattern Transition Registers (PTR)
PIO Port B Pattern Mask Register (PMR)
PIO I/O Buffer Control Register
  17777114
  17777116
  17777120
  17777122
 17777124
.17777126
 17777130
17777134
17777134
17777136
                                                                 KXJ11 Control/Status Register A (KXJCSRA)
KXJ11 Control/Status Register B (KXJCSRB)
KXJ11 Control/Status Register C (KXJCSRC)
KXJ11 Control/Status Register E (KXJCSRE)
  17777520
  17777522
 17777524
         177526
```

KXJ11-CA User's Guide Memory Map Summary	PRELIMINARY 4/3/86
17777530 17777532 17777534 17777536 17777540	<pre>KXJll Control/Status Register D (KXJCSRD) Q-Bus Interrupt Register (QIR) KXJll Control/Status Register F (KXJCSRF) KXJll Control/Status Register H (KXJCSRH) KXJll Control/Status Register J (KXJCSRJ)</pre>
17777560 17777562 17777564 17777566	SLU1 Receiver Control/Status Register (RCSR) SLU1 Receiver Buffer Register (RBUF) SLU1 Transmitter Control/Status Register (XCSR) SLU1 Transmitter Buffer Register (XBUF)
17777572 17777574 17777576	Memory Management Register 0 (MMR0) Memory Management Register 1 (MMR1) Memory Management Register 2 (MMR2)
17777600 - 17777616 17777620 - 17777636 17777640 - 17777656 17777660 - 17777676	User I Space PDR0 - PDR7 User D Space PDR0 - PDR7 User I Space PAR0 - PAR7 User D Space PAR0 - PAR7
17777750	Maintenance Register
17777766	CPU Error Register
17777772	PIR
17777776	Processor Status Word (PSW)

APPENDIX B

KXJ11-CA/KXT11-CA DIFFERENCES

B.1 DIFFERENCES BETWEEN THE KXJ11-CA AND THE KXT11-CA Table x-x summarizes the differences between the KXJ11-CA and the KXT11-CA. Table x-x KXJ11-CA/KXT11-CA Differences

	KXJ11-CA	KXT11-CA
Memory management	Yes	No
PROM	64 KB	8-32 KB
"AM	512 KB	32-48 KB
RAM parity	Yes	No
Shared memory	Yes	No
Warm floating-point	Yes	No
Maintenance Register	Yes	No
DTC vectors	214 and 220	110 and 114
TPRO (control mode) TPRO<14> TPRO<9> TPRO<8> TPRO<7> TPRO<6>	Hard reset Execute program Disable shared memory Show shared memory Enable shared memory	Unused Unused Unused Unused Unused
TPRI	•	
TPR1<13>	Unused	Trap to 4 disable
TPR1<11>	Address error flag	SP NXM test flag
TPR1<10>	Unused	Power-up with battery backup
TPR1<9>	Unused	Power-up without

		battery backup
TPR1<7>	Unused	Q-Bus ODT flag
TPR1<6>	Unused	Serial ODT flag
TPR1<4>	Firmware handling interrupts	ODT on HALT instruction
TPR1<3>	Unused	Stack error flag
CSRD<15>	PWR FL	MXM
CSRE CSRF CSRH	No operation Yes Yes	Controls PIO No No
HALT instruction	If in kernel mode, enters serial ODT	Restart
Stack violations and NXM references in kernel mode	Fatal runtime error	Not applicable
Exceptions	Caused by the assertion of BHALT or BINIT, the deassertion of BPOK, or the writing of TPRO by the arbiter	HALT instruction
Battery backup	No	Yes
Firmware stack	128 KB at top of kernel stack for native firmware scratch area	Separate RAM in I/O page - transparent to user
Hardware reset	Caused by power-up or by setting TPRO<14>	Caused by power-up
Arbiter NOP command	Ignored	Reserved
Boot/selftest switch	Switch positions 0-6 in KXJ11- to switch positions 0-6 in KXI positions 7-15 are unique.	-CA are identical F11-CA. Switch
Console ODT	Microcode	Firmware
	All alpha characters must be upper case	R and S may be upper or lower case
	<pre>^ (close last memory location or register and</pre>	Supported

KXJ11-CA User's Guide PRELIMINARY 4/3/86 KXJ11-CA/KXT11-CA Differences

open preceding) not
supported

Examining a range of locations not supported

Supported

Register identifier can be preceded by a \$ as well as an R

Not supported

Autobaud not supported

Supported

All addresses are 22 bits

All addresses are

16 bits

Two register sets and three stack pointers.

Not applicable

LEDs Indeterminate

LEDs in fixed state

while in ODT

Software control of SLU1 baud rate

Selectable by a bit in KXJCSRJ

Jumper selectable

Q-bus

KXJ11-C
PERIPHERAL
PROCESSOR/SINGLE
BOARD COMPUTER



September 1986


Product Brief

Features

- J11 (DCJ11-AC) 16-bit microprocessor executes the extended PDP-11 instruction set including all 46 floating-point instructions and memory management.
- 512K bytes of dynamic RAM with dual-ported access. 64K bytes of PROM; 48K for user code, 16K for native firmware.
- Two synchronous/asynchronous serial line units with baud rates to 76.8K baud (RS232-C, RS422, and RS423); byte (IBM Bisync) and bit (CCITT X.25) modes.
- Console port asynchronous line, DL-compatible.
- 20 programmable buffered parallel lines with pattern recognition.
- 2-channel DMA controller; three counter/timers; four diagnostic LED's; watch dog timer; real time clock.
- Multiprocessor configuration ability; up to 14 KXJ11-C's in one Q-bus backplane.
- Software Support: MicroPower Pascal, with host tool kits supported under MicroVMS, RSX, and RT-11. Additional software support planned.
- 1-year return-to-factory warranty.

Description

The KXJ11-C is a subsystem including a powerful processor, the J11, as the central compute engine. There is plenty of memory for most applications; 512K bytes of RAM and 64K bytes of PROM. Several types of I/O structures are provided to support most forms of peripheral processing and many protocols. DMA capabilities were designed in to link each of the sections together.



KXJ11-C Single Board Peripheral Processor, Real-Time Processing, Coprocessing, I/O Processing

Peripheral Processor

The KXJ11-C is a powerful peripheral processor which can supercharge your Q-bus system (Figure 1) acting as either a real-time processor, co-processor, or I/O processor. As a real-time processor, it provides predictable real-time response to interrupts for data collection, CPU power for local data reduction, sufficient memory for temporary storage, and data transfer mechanisms (DMA, shared memory) for easy host access to data. In co-processing applications, the KXJ11-C offers J11 power with floating point and 512K bytes of memory for working space. I/O processing applications can take advantage of the several highspeed SLU's or the parallel interface; capable of DMA operation and specific protocol support.

The Microprocessor Unit

The J11 is a high-performance microprocessor that delivers the architecture and functions of Digital's popular minicomputer, the PDP11, in a 60-pin package. A CMOS microprocessor, the J11 has 16-bit I/O and 32-bit internal data path, and addresses memory with on-chip pipelined memory management offering three levels of memory protection. The chip operates in the KXJ11-C at a maximum clock rate of 14 Mhz.




Figure 1. KXJ11-C Sample Configuration

The J11 implements the full PDP-11 instruction set, including hardware multiply, divide (EIS) and Floating Point-11 (FP-11) extensions. This means you can run powerful software and operating systems for realtime, as co-processing, and I/O processing applications. Its comprehensive capabilities include microdiagnostics and console 22-bit ODT on chip for ease of use.

Memory Configurations

The KXJ11-C includes 512K bytes of dynamic RAM which can be shared with the Q-bus. This is the only I/O device which also has the ability to place a significant amount of memory into Q-bus memory space. This memory can be operated on directly both by the local J11 and devices, and the Q-bus. This is useful in passing large amounts of data

to or from the KXJ11-C. The full 512K bytes may be shared in contiguous 8K byte blocks. As a general rule, the local J11 has priority when it and the Q-bus are trying to address the sharable memory simultaneously.

Up to 64K bytes of PROM space is provided for with two 28 pin sockets. The native firmware resides in 16K bytes of the PROM space and the remaining space is for application code. The module is shipped with two 8K×8 PROM's which include the native firmware and self-test. The user can use 16K×8 or 32K×8 PROM's to include application code.

I/O Capabilities

The KXJ11-C includes three forms of I/O functionality; asynchronous serial I/O, synchronous/asynchronous serial I/O; and parallel I/O.

One asynchronous serial line provides DL-compatibility, baud rate generation, program or shunt selectable baud rates

(300 to 38.4K baud), 8-data bits, no parity, one stop bit and break detection that causes the J11 microprocessor to RESTART trap. Also featured are RS232-C, RS422, and RS423 EIA interfaces, with a 10-pin interface connector.

A dual-channel, multiprotocol serial communications controller is provided with a send-receive, RS422 and RS423 electrical interface, and modem control lines. It supports asynchronous, characteroriented synchronous, and bit-oriented synchronous protocols. Some of the features of this line are programmable character size, parity, framing error detection, auto hunt, and external or internal programmable baud rates from 150 to 76.8K baud. A synchronous/ asynchronous secondary channel is provided with type DT (data and timing only) RS422 and RS423 electrical interface.

In addition, twenty programmable parallel I/O lines are provided on the KXJ11-C. Features here include three interrupt requests and handshake control for either polled, interrupt conditional control, three wire, or bi-directional operation. Three programmable 16-bit timers are provided with either internal control and interrupt, or with external buffered control lines.

Peripheral Processor Control

The Q-bus interface includes a 16 word Two Port Register file (TPR). The register file is the primary means by which the Q-bus arbiter controls and communicates with the KXJ11-C. The registers can be processed by both the local J11 and Q-bus.

DMA Communications

The KXJ11-C 16-bit DMA controller facilitates data tranfers to or from the local I/O devices, memory, and Q-bus addresses. This capability helps to support real-time data I/O, high-speed communication, and the management of data.

The KXJ11-C is addressable by the arbiter CPU as an I/O device. It supports

two channels of DMA and can perform transfers between any local 22-bit address and any 16-, 18-, or 22-bit Q-bus address. DMA operations can be interleaved with the local processor and the other DMA channel, or may occur in various burst sizes.

Multiprocessing or Standalone Capability

The KXJ11-C provides extensive I/O expansion capabilities through the Q-bus interface. Up to 14 modules can reside in one Q-bus backplane with an arbiter Q-bus CPU. This facilitates the physical configuration of modules and cabling. KXJ11-C's can be added modularly, with each dedicated to specific tasks, thereby greatly increasing the application's overall performance and efficiency.

A simple hex-encoded switch configures the KXJ11-C for standalone operation or for multiple operation on the Q-bus. When in standalone mode, even if the module is physically connected to the Q-bus, the KXJ11-C does not respond to any signals on the Q-bus. It will, however, use the power supply and ground signals.

Software Environment

The KXJ11-C is supported by six operating systems for the arbiter (or host) processor. Tool kits are available for MicroVMS, RSX11-M, RSX11-M PLUS, MicroRSX, and RT-11. Each tool kit contains two utilities, a device handler and a load utility. The device handler manipulates the TPR so that an application running in the host environment can communicate with the MicroPower/Pascal application running on the KXJ11-C. The load utility allows MP/P programs

and .SAV images to be loaded into a peripheral processor from the arbiter, performs debugging operations, starts execution of KXJ11-C programs, and initiates the KXJ11-C self tests.

MicroPower/Pascal (MP/P) is both an operating system and a highly structured programming language for applications executed on any PDP-11 processor. As such, MP/P can be used on the arbiter or on the KXJ11-C peripheral processor. On the arbiter side of the Q-bus, MP/P has, built in, the utilities included in the tool kits. On the KXJ11-C, MP/P is the preferred operating environment. It provides drivers for KXJ11-C onboard devices such as: serial asynchronous I/O, serial synchronous I/O, parallel I/O, three counter/timers, and DMA transfer. Also included is a utility which permits the application to pass variable length messages to the arbiter system by emulating the traditional Q-bus slave.

As an alternative, MACRO-11 can be used to program the KXJ11-C, if the user wishes to program in assembly language.

Height Length Size

10.457 in 8.430 in Quad-height

Power Specifications

Operational Power

+5V ±5%; 6.0A maximum +12V ±5%; 2.0A maximum AC 3 unit loads; DC 0.5 unit load

Bus Loads

Operating Specifications

Temperature Relative Humidity Altitude

5° C to 60° C 10% to 90% noncondensing 15.24 km (50,000 ft)

Note: Derate the maximum operating temperature by 1.0° C for each 1000 meters of altitude above sea level

Storage Specifications

Temperature Relative Humidity I/O Specifications

Serial Asynchronous

10% to 90% noncondensing

- Serial Async/Sync
- Async Operation
- Sync Operation

Parallel I/O

- Parallel I/O Lines
- Programmable Timers
- **Electrical Parameters**

-40° C to 65° C

- Programmable or jumper selectable baud rates from 300 to 38.4K baud
- RS422, RS232-C, and RS423 compatible
- DL-compatible, 8-bits only
- 2 channel serial communication controller, programmable baud rates from 150 to 76.8K baud
- Data bits: 5, 6, 7, or 8
- Stop bits: 1, 11/2, or 2
- · Parity: odd, even, or no parity
- Character oriented protocol (IBM Bisync)
- Bit oriented protocol (CCITT X.25)
- 3 timer, 16-bit
- Operating frequency of 2 Mhz
- Pulse output, one-shot, or square-wave modes
- 4 control lines
- 16 data lines with programmable parity, programmable direction, pulse catchers, patternrecognition logic

max

		Input	
Vih	Vil	lih	lil
V min	V max	μ a min	μa ma
2.0	0.8	-200	40

		Output	
Voh	Vol	Ioh	lol
√ min	V max	ma min	ma min
2.5	0.5	-5.2	48

digital

The following are trademarks of Digital Equipment

Corporation:

Digital Logo KXJ11-C MACRO-11

PDP-11 RSX11-M RSX11-M-PLUS

MicroRSX MicroVMS

MicroPower/Pascal

Digital believes the information in this publication is accurate as of its publication date; such information is subject to change without notice. Digital is not responsible for any inadvertent errors.